From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <wenzhuo.lu@intel.com>
Received: from mga11.intel.com (mga11.intel.com [192.55.52.93])
 by dpdk.org (Postfix) with ESMTP id B70B5567D
 for <dev@dpdk.org>; Mon, 18 Apr 2016 03:58:05 +0200 (CEST)
Received: from fmsmga002.fm.intel.com ([10.253.24.26])
 by fmsmga102.fm.intel.com with ESMTP; 17 Apr 2016 18:58:05 -0700
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.24,500,1455004800"; d="scan'208";a="960720783"
Received: from fmsmsx105.amr.corp.intel.com ([10.18.124.203])
 by fmsmga002.fm.intel.com with ESMTP; 17 Apr 2016 18:58:05 -0700
Received: from fmsmsx153.amr.corp.intel.com (10.18.125.6) by
 FMSMSX105.amr.corp.intel.com (10.18.124.203) with Microsoft SMTP Server (TLS)
 id 14.3.248.2; Sun, 17 Apr 2016 18:58:04 -0700
Received: from shsmsx101.ccr.corp.intel.com (10.239.4.153) by
 FMSMSX153.amr.corp.intel.com (10.18.125.6) with Microsoft SMTP Server (TLS)
 id 14.3.248.2; Sun, 17 Apr 2016 18:58:04 -0700
Received: from shsmsx102.ccr.corp.intel.com ([169.254.2.232]) by
 SHSMSX101.ccr.corp.intel.com ([169.254.1.136]) with mapi id 14.03.0248.002;
 Mon, 18 Apr 2016 09:58:02 +0800
From: "Lu, Wenzhuo" <wenzhuo.lu@intel.com>
To: "Kulasek, TomaszX" <tomaszx.kulasek@intel.com>, "dev@dpdk.org"
 <dev@dpdk.org>
CC: "Zhang, Helin" <helin.zhang@intel.com>, "Ananyev, Konstantin"
 <konstantin.ananyev@intel.com>
Thread-Topic: [dpdk-dev] [PATCH] ixgbe: fix bad shift operation in
 ixgbe_set_pool_tx
Thread-Index: AQHRlyPGFga/G88bQUGLS3xoE20fR5+O/R8g
Date: Mon, 18 Apr 2016 01:58:02 +0000
Message-ID: <6A0DE07E22DDAD4C9103DF62FEBC090903455FBF@shsmsx102.ccr.corp.intel.com>
References: <1460730779-8200-1-git-send-email-tomaszx.kulasek@intel.com>
In-Reply-To: <1460730779-8200-1-git-send-email-tomaszx.kulasek@intel.com>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
x-originating-ip: [10.239.127.40]
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
Subject: Re: [dpdk-dev] [PATCH] ixgbe: fix bad shift operation
	in	ixgbe_set_pool_tx
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: patches and discussions about DPDK <dev.dpdk.org>
List-Unsubscribe: <http://dpdk.org/ml/options/dev>,
 <mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://dpdk.org/ml/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <http://dpdk.org/ml/listinfo/dev>,
 <mailto:dev-request@dpdk.org?subject=subscribe>
X-List-Received-Date: Mon, 18 Apr 2016 01:58:06 -0000

Hi,

> -----Original Message-----
> From: dev [mailto:dev-bounces@dpdk.org] On Behalf Of Tomasz Kulasek
> Sent: Friday, April 15, 2016 10:33 PM
> To: dev@dpdk.org
> Cc: Zhang, Helin; Ananyev, Konstantin
> Subject: [dpdk-dev] [PATCH] ixgbe: fix bad shift operation in ixgbe_set_p=
ool_tx
>=20
> CID 13190 (#1 of 1): Bad bit shift operation (BAD_SHIFT)
> large_shift: In expression 1 << pool, left shifting by more than 31 bits =
has
> undefined behavior. The shift amount, pool, is at least 32.
>=20
> This patch limits mask shift to be in range of 32 bit PFVFTE[1] register,=
 for pool >
> 31.
>=20
> Fixes: fe3a45fd4104 ("ixgbe: add VMDq support")
>=20
> Signed-off-by: Tomasz Kulasek <tomaszx.kulasek@intel.com>
Acked-by: Wenzhuo Lu <wenzhuo.lu@intel.com>