From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <deepak.k.jain@intel.com>
Received: from mga03.intel.com (mga03.intel.com [134.134.136.65])
 by dpdk.org (Postfix) with ESMTP id 0ABA39AAA
 for <dev@dpdk.org>; Tue, 10 May 2016 11:56:27 +0200 (CEST)
Received: from fmsmga003.fm.intel.com ([10.253.24.29])
 by orsmga103.jf.intel.com with ESMTP; 10 May 2016 02:56:26 -0700
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.24,604,1455004800"; d="scan'208";a="699649657"
Received: from irsmsx103.ger.corp.intel.com ([163.33.3.157])
 by FMSMGA003.fm.intel.com with ESMTP; 10 May 2016 02:56:24 -0700
Received: from irsmsx156.ger.corp.intel.com (10.108.20.68) by
 IRSMSX103.ger.corp.intel.com (163.33.3.157) with Microsoft SMTP Server (TLS)
 id 14.3.248.2; Tue, 10 May 2016 10:56:23 +0100
Received: from irsmsx107.ger.corp.intel.com ([169.254.10.133]) by
 IRSMSX156.ger.corp.intel.com ([169.254.3.174]) with mapi id 14.03.0248.002;
 Tue, 10 May 2016 10:56:23 +0100
From: "Jain, Deepak K" <deepak.k.jain@intel.com>
To: "Kusztal, ArkadiuszX" <arkadiuszx.kusztal@intel.com>, "dev@dpdk.org"
 <dev@dpdk.org>
CC: "Trahe, Fiona" <fiona.trahe@intel.com>, "Griffin, John"
 <john.griffin@intel.com>
Thread-Topic: [PATCH] qat: change optimization flag for Intel QuickAssist
 Technology
Thread-Index: AQHRqp3ecXZsoevcc0anyzTNmBU22Z+x7ozw
Date: Tue, 10 May 2016 09:56:23 +0000
Deferred-Delivery: Tue, 10 May 2016 09:55:48 +0000
Message-ID: <A09C9DDE180C7E429EC68E2BFB95C9033937129A@IRSMSX107.ger.corp.intel.com>
References: <1462872255-13100-1-git-send-email-arkadiuszx.kusztal@intel.com>
In-Reply-To: <1462872255-13100-1-git-send-email-arkadiuszx.kusztal@intel.com>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
x-ctpclassification: CTP_IC
x-titus-metadata-40: eyJDYXRlZ29yeUxhYmVscyI6IiIsIk1ldGFkYXRhIjp7Im5zIjoiaHR0cDpcL1wvd3d3LnRpdHVzLmNvbVwvbnNcL0ludGVsMyIsImlkIjoiMGU5ZWNjM2ItOWEzNy00ZmE4LTljNjEtOTA5ZjI4MmY1ZTNlIiwicHJvcHMiOlt7Im4iOiJDVFBDbGFzc2lmaWNhdGlvbiIsInZhbHMiOlt7InZhbHVlIjoiQ1RQX0lDIn1dfV19LCJTdWJqZWN0TGFiZWxzIjpbXSwiVE1DVmVyc2lvbiI6IjE1LjkuNi42IiwiVHJ1c3RlZExhYmVsSGFzaCI6IllhdmliTmhHMUc3RFVtUnlvTmlBVzdrc1dEWEhJbmhcL0t5RWNmZjV0bHk4PSJ9
x-originating-ip: [163.33.239.181]
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
Subject: Re: [dpdk-dev] [PATCH] qat: change optimization flag for Intel
 QuickAssist Technology
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: patches and discussions about DPDK <dev.dpdk.org>
List-Unsubscribe: <http://dpdk.org/ml/options/dev>,
 <mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://dpdk.org/ml/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <http://dpdk.org/ml/listinfo/dev>,
 <mailto:dev-request@dpdk.org?subject=subscribe>
X-List-Received-Date: Tue, 10 May 2016 09:56:28 -0000

Acked-by: Deepak Kumar JAIN <deepak.k.jain@intel.com>

-----Original Message-----
From: Kusztal, ArkadiuszX=20
Sent: Tuesday, May 10, 2016 10:24 AM
To: dev@dpdk.org
Cc: Trahe, Fiona <fiona.trahe@intel.com>; Griffin, John <john.griffin@intel=
.com>; Jain, Deepak K <deepak.k.jain@intel.com>; Kusztal, ArkadiuszX <arkad=
iuszx.kusztal@intel.com>
Subject: [PATCH] qat: change optimization flag for Intel QuickAssist Techno=
logy

From: Arkadiusz Kusztal <arkadiuszx.kusztal@intel.com>

Changed to -O3 optimization flag in Intel QuickAssist Technology Makefile

Signed-off-by: Arkadiusz Kusztal <arkadiuszx.kusztal@intel.com>
---
 drivers/crypto/qat/Makefile                      | 1 +
 drivers/crypto/qat/qat_adf/qat_algs_build_desc.c | 8 +++++---
 2 files changed, 6 insertions(+), 3 deletions(-)

diff --git a/drivers/crypto/qat/Makefile b/drivers/crypto/qat/Makefile inde=
x 258c2d5..ee72a61 100644
--- a/drivers/crypto/qat/Makefile
+++ b/drivers/crypto/qat/Makefile
@@ -38,6 +38,7 @@ LIBABIVER :=3D 1
=20
 # build flags
 CFLAGS +=3D $(WERROR_FLAGS)
+CFLAGS +=3D -O3
=20
 # external library include paths
 CFLAGS +=3D -I$(SRCDIR)/qat_adf
diff --git a/drivers/crypto/qat/qat_adf/qat_algs_build_desc.c b/drivers/cry=
pto/qat/qat_adf/qat_algs_build_desc.c
index bcccdf4..a5210d2 100644
--- a/drivers/crypto/qat/qat_adf/qat_algs_build_desc.c
+++ b/drivers/crypto/qat/qat_adf/qat_algs_build_desc.c
@@ -616,10 +616,12 @@ int qat_alg_aead_session_create_content_desc_auth(str=
uct qat_session *cdesc,
 		 * Write (the length of AAD) into bytes 16-19 of state2
 		 * in big-endian format. This field is 8 bytes
 		 */
-		*(uint32_t *)&(hash->sha.state1[
+		uint32_t *aad_len =3D (uint32_t *)&hash->sha.state1[
 					ICP_QAT_HW_GALOIS_128_STATE1_SZ +
-					ICP_QAT_HW_GALOIS_H_SZ]) =3D
-			rte_bswap32(add_auth_data_length);
+						ICP_QAT_HW_GALOIS_H_SZ];
+
+		*aad_len =3D rte_bswap32(add_auth_data_length);
+
 		proto =3D ICP_QAT_FW_LA_GCM_PROTO;
 	} else if (cdesc->qat_hash_alg =3D=3D ICP_QAT_HW_AUTH_ALGO_SNOW_3G_UIA2) =
 {
 		proto =3D ICP_QAT_FW_LA_SNOW_3G_PROTO;
--
2.1.0