From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 4A604A00C2; Wed, 24 Aug 2022 20:23:07 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 3659F410F2; Wed, 24 Aug 2022 20:23:07 +0200 (CEST) Received: from mga14.intel.com (mga14.intel.com [192.55.52.115]) by mails.dpdk.org (Postfix) with ESMTP id 07C7140DDE for ; Wed, 24 Aug 2022 20:23:04 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1661365385; x=1692901385; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-transfer-encoding:mime-version; bh=8FoFBNb3zhi6zdMGlvRAQ8ln3Coy/jkkqcw6J17AfvY=; b=lfYOhLvZU1z+247hmnuIl0OIkzehvkcVcX0JYiDCji0YcsT1l/EgAdLL RQ9k0gwTrYW1J8ZfxCwoO63gXlF5PlIYwOcNcaHVyTJkL1Yn6Z1F4UC8Q QkNcWPGsptwRICjCBC5NhGirUmeCsf0NrTV228b05zkNxYrv5AlJaP5ac ecKu/vO+SJ3Ad3BiPa6yYVbHDc3HWNIrF9DM/cnQTSoTmWM3PjmjSLEkj wmtgOKNISokRHIKrMltdDAGzNElErAUTIykS10cNmn0RubvTpNAv8a+b2 mpB1RlqKuuE2sU2w2Xh5v6nJpNQe50vefKZgMarS6uKWpz0leqbZ12d7Y A==; X-IronPort-AV: E=McAfee;i="6500,9779,10449"; a="294044222" X-IronPort-AV: E=Sophos;i="5.93,261,1654585200"; d="scan'208";a="294044222" Received: from fmsmga007.fm.intel.com ([10.253.24.52]) by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Aug 2022 11:23:04 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.93,261,1654585200"; d="scan'208";a="612887063" Received: from fmsmsx601.amr.corp.intel.com ([10.18.126.81]) by fmsmga007.fm.intel.com with ESMTP; 24 Aug 2022 11:23:04 -0700 Received: from fmsmsx608.amr.corp.intel.com (10.18.126.88) by fmsmsx601.amr.corp.intel.com (10.18.126.81) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.31; Wed, 24 Aug 2022 11:23:03 -0700 Received: from fmsedg601.ED.cps.intel.com (10.1.192.135) by fmsmsx608.amr.corp.intel.com (10.18.126.88) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.31 via Frontend Transport; Wed, 24 Aug 2022 11:23:03 -0700 Received: from NAM12-BN8-obe.outbound.protection.outlook.com (104.47.55.177) by edgegateway.intel.com (192.55.55.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2375.31; Wed, 24 Aug 2022 11:23:03 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=P73b3+lx3WBEDt6SblN4J7KnGhjrSWKleaJ/rKfYBBJg8NopiaCjvQHLuky4F4WE5V9VeOVCZN6Ze9Fr85cuTdk/94CigbudAo719q9A9gk0+kEbiHlda1WhYoy5SjB1vcqmvVuFR2exuRtQ26IVL/lf5Gt/csgB3Fxzu82OOEZRVt+Hn0csc5nv3ixekdbR4ouIjf2I/PvOepurwNV5vFtP3hnij6OYKDdvBzhUi2QnnU7d8QPjDEp3pDcWCLjtK8QTDnijkluwbjcu2BmXcpWQVNF4N+VcuDDTJRab6Q0dLrgOlQssuCfc5+rycWqSmUb6IKiTrlR0v4iniOXiLA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=zAmKhotJXUIKATsGeqGzl57PCs6A7HfqLuh3NSvC+xs=; b=i2xHToE5Syk0WMadY2D0ieZzrF/D0Wp5oqgvbykZleVDPIUPAN6gpKJHFauDVKdtCNhRwhKSaycRG4Q7S8bdAYHB8fdAGYRuv8r9KXg4RCBtAeVymxbccY0CM4gm3UNO1CjVzUC/JNc5JE/kyTnxNhgEwlxNiKAR62cNplWQ4g8GolnpQXu3VxgledKx5Sl5L7gVrLJrDJQJaLOVY2+HrGZJezUb5ev19I/VpoTW+JbH7F8JMf6n1Kx+zH2/39g6CSPHkuiZGJAWNRxhaHXCBtlAk+kBi73AfxT6v1xq9w4PG9uGLtb5u0zSwHgcJX/mq9oD1n1XC+mRD1i/QArqEg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from BY5PR11MB4451.namprd11.prod.outlook.com (2603:10b6:a03:1cb::30) by CO6PR11MB5585.namprd11.prod.outlook.com (2603:10b6:5:356::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5566.14; Wed, 24 Aug 2022 18:23:01 +0000 Received: from BY5PR11MB4451.namprd11.prod.outlook.com ([fe80::1836:7b0f:fcdc:8566]) by BY5PR11MB4451.namprd11.prod.outlook.com ([fe80::1836:7b0f:fcdc:8566%7]) with mapi id 15.20.5566.015; Wed, 24 Aug 2022 18:23:01 +0000 From: "Chautru, Nicolas" To: Akhil Goyal , "Vargas, Hernan" , "dev@dpdk.org" , "trix@redhat.com" CC: "Zhang, Qi Z" Subject: RE: [EXT] [PATCH v2 00/37] baseband/acc100: changes for 22.11 Thread-Topic: [EXT] [PATCH v2 00/37] baseband/acc100: changes for 22.11 Thread-Index: AQHYs/qV0dff3gbm4UW2ywZ5QBOyw628qtEAgAG54KA= Date: Wed, 24 Aug 2022 18:23:01 +0000 Message-ID: References: <20220820023157.189047-1-hernan.vargas@intel.com> In-Reply-To: Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-reaction: no-action dlp-version: 11.6.500.17 authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: e2f324e0-edff-4054-d64b-08da85fdadf3 x-ms-traffictypediagnostic: CO6PR11MB5585:EE_ x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: lx6Q7v8yV3g6Zakxv5fzTq8/bqxV2zIAEDoZWJbGctPa8YHddmuKlJDb0hYFVo+nrMaIHnUdZiJ1CVeaqlmp2/X32a+NXZJlBkGBjoLC5w2VijjedbD7JNpJTvv80yaOqtGEQY68YxzzTnUwAzQ0YUNW2Md6SVuY6PQy4vfW9rTxRBbPP1ARHzbt4WyqsI6wq8EXIq/tjpVmshUYRy20KqqIiSLdDxODhZT3bk6HPs0L7bfMIuVabjvuRiZpqfO4jESOTBB/p7ovdx5Chs7go+LmkOSM10y/3YkBzvnuNg3Y4JdcWaSmVBy3hK+A9fjKIzvBmBx+BHUzIMX09ayt1bsJJVuQf6h9wNjXXWgDIg5yeClHkUinP+m2EjkbKOkEJ+C0EUyXrJ54Pzl7Qh0OS0inuR0vjIuFjlnJx3ns+ddv1WJd9LQLM6dMD7wap9FEhCf3URDdD3iJTV3mw4LG09RULdObGea//Mkj8B68Jx2FeH+SscYci8PW46fz+DnH5zg6EGINWCeV5/0IJn1rklxxnR1MVSZllD71mHxP1AHP6lTYx0fsj8hb+nupvlvCdNv+s/kOsK8Y0o1VfrM9CFnhQHNl6P4uqgMAz5l/LXlgtAv23G2sz+iiCoBG+bLHZHoV08QXtj5rKqeurCK1CT2DM7cmMCKnkSqaIKkyOB03Aa+kM3tg9C7l6OFTbQtIyPUUDhG88GIHj4V/oWve8Qinbyhn/efbeE+OuZfpXZlYhoc+9S/3MNuSkKIH1aUD3BfsJ6XLAKwSddiBvNRkLnpjoEEOdIsFjnekAsb9GDc= x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:BY5PR11MB4451.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230016)(396003)(366004)(136003)(346002)(39860400002)(376002)(8676002)(66556008)(66446008)(66476007)(26005)(66946007)(7696005)(53546011)(4326008)(64756008)(82960400001)(76116006)(38070700005)(6506007)(478600001)(71200400001)(107886003)(966005)(316002)(86362001)(110136005)(55016003)(9686003)(41300700001)(122000001)(2906002)(83380400001)(38100700002)(52536014)(5660300002)(8936002)(186003)(33656002); DIR:OUT; SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?VzI61h92uH1ow1n6O4yXxdwy4KG+KF07/n61r4sP3JMLl6q9xe/MKgYTuHxF?= =?us-ascii?Q?/P6iULDKiVDqbDpRsdmDLAmYipcsiwybR0U4UC4TE2QhN45V7FbLEUFG7Fn+?= =?us-ascii?Q?nndbkvBPx54fE24c5jVU2FC//Rcz5z/9VaojhpeZcPWYEtVCbtwnH0ybwIZ/?= =?us-ascii?Q?pVezZmpUHmo1eyY/X9RbJyy0ibOGuO8lThuZhblAgRwTfKJVXBE9wg+RUyaw?= =?us-ascii?Q?/Il92jEAfB0DhKuzX6wOUbQOQoNfL1W9aOAf20Nfo6qSdXZ4RJ6HVQup5fMu?= =?us-ascii?Q?konvxFqTs5VJO/myPY3bq1O2Jwiz/ylCAbdHNLxLTveQEv1EOTUiHZ7GS4oH?= =?us-ascii?Q?rVZJPKPshXQr3K+Uwr7RpM1+xbnZq3cXxAYTz7V+P8+V4SpXtGFxA/LsdbPS?= =?us-ascii?Q?HU+Bh+Eow6CC/9La0zG5QcdAggIUYkcxtn6r7U3mlsr63iSIUiNRsXQpPDov?= =?us-ascii?Q?WO9Cwr/FAOvIId/vw4sJfLjz9xes+dQ05gWRIIgAhhaMsLgqSDmU265g4gxZ?= =?us-ascii?Q?+40AmqPP2mWUcD/2ObzBkOf2FEhbFId6lSudb2f4T8xo/77+lKU4GSVqyR4D?= =?us-ascii?Q?oNOq1Mcy450rbHCUKF/6A6NzmcSmlovn5YprTnfjU+owhvW2bbr3jhkS/JD8?= =?us-ascii?Q?Rbf2dNJbYCc7scvs4WvrbJCeV7tqJ4xo/ZlbbGCjwSgNfxA684J9oooQApEL?= =?us-ascii?Q?kvaMz6TPKfqDuzfwlKE3/Y04s6DJfDU8OsVPhiZzKHOrsTA2J2tawQIWOP7n?= =?us-ascii?Q?YbWQua5XATzZqxQhHhx4KpIXXr+VM8Y1VZ6DFZuq9LjuQs0JlBdpmL7mGlAa?= =?us-ascii?Q?irL+tV3qvcv/gethfJdu1ABiRgq9GBzgN6OmdI+kF9ZLobSWB94qnL8hl+JZ?= =?us-ascii?Q?iZOudqomoAN445EGxApEn0dsQMKURf9AW/oAm1VXXPLnqOcazJA9YrN2fag+?= =?us-ascii?Q?9fVDGali7JJ+2wWqSgKPfWeTvOcAEwRL89NxwrNF0adzc9eDXOjVfS8FlM7N?= =?us-ascii?Q?aebko4+P8z4PJk4Qhp+eX696/M0a0Tk3Z+OfNj28T0+x3KqiqXTi6Lbt8cY4?= =?us-ascii?Q?PTPq0LYNNn2ND1X+mMzBc5/p0o5VeStwQsVlvT/20IL+xvt1fZcZv2fogRCM?= =?us-ascii?Q?gBMgk8AthUhnkaZrl3FyQJe+tQAuwy1EWQwI0t+cn7fXlsMT2fbBR8I8rFe5?= =?us-ascii?Q?Dh0EbR+BAP+aQ8Oc2MJoao0Uu9TOKoTUEHttyPm2YsFzNWmN5FnuL1ZYqJ7j?= =?us-ascii?Q?H/32BMRxHkGsa6wW5FL59Dq/kJYlel6WNdDDaiEL26Z8QG3VTm74NwW/6Mz0?= =?us-ascii?Q?EmNKGb+04WllkwKmSjOChEgkrM+g/78WUfYYwcaIeQq1IRytnbAhChj8lO+E?= =?us-ascii?Q?g3+I5i+QlP34cihOqOehlkn/n3n8shy2opFfCU7GUQsqGvSktUUx+r//ELQ0?= =?us-ascii?Q?JmVYuj3OcLJFyy5/rmLpT+xtfj+Hlhs/Xb4mDHDTG2z5j57O/ILSbqUcNkrf?= =?us-ascii?Q?ufR3wx6fgBu0ZeID8al2JMw5KvoJwT/xvANA1pKB2Lk/ravNPjMkErYBxIp4?= =?us-ascii?Q?C4o7pmQhjvif7Rz91H5g6Byd/1zdVw4UJFlZcVUx?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: BY5PR11MB4451.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: e2f324e0-edff-4054-d64b-08da85fdadf3 X-MS-Exchange-CrossTenant-originalarrivaltime: 24 Aug 2022 18:23:01.7848 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: SlfiRMgmnsj7BJIUDHSFZuS3nJ2Pzc2e77zPbrW+YwiPlJsMaq0LyifJ7m4YmAy2Ix3l2hUvxFUe2WltIhclaW/czUUFnv5r2x96eMdlUD8= X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR11MB5585 X-OriginatorOrg: intel.com X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Thanks for the feedback Akhil. Hernan is out for a bit but I can cover from= him.=20 There was no actual code change in v2, only change in commit messages so th= at to be more explicit and detailed. In case there is a v3, the change log = would be amended to capture this.=20 Thanks Nic > -----Original Message----- > From: Akhil Goyal > Sent: Tuesday, August 23, 2022 9:00 AM > To: Vargas, Hernan ; dev@dpdk.org; > trix@redhat.com > Cc: Chautru, Nicolas ; Zhang, Qi Z > > Subject: RE: [EXT] [PATCH v2 00/37] baseband/acc100: changes for 22.11 >=20 > Hi Hernan, >=20 > Can you specify the change log for v2? >=20 > > -----Original Message----- > > From: Hernan Vargas > > Sent: Saturday, August 20, 2022 8:01 AM > > To: dev@dpdk.org; Akhil Goyal ; trix@redhat.com > > Cc: nicolas.chautru@intel.com; qi.z.zhang@intel.com; Hernan Vargas > > > > Subject: [EXT] [PATCH v2 00/37] baseband/acc100: changes for 22.11 > > > > External Email > > > > ---------------------------------------------------------------------- > > Upstreaming ACC100 changes for 22.11. > > This patch series is dependant on series: > > https://patches.dpdk.org/project/dpdk/patch/1657150110-69957/ > The link is not accessible. >=20 > > > > Hernan Vargas (37): > > baseband/acc100: add enqueue status > > baseband/acc100: update ring availability calculation > > baseband/acc100: add function to check AQ availability > > baseband/acc100: free SW ring mem for reconfiguration > > baseband/acc100: memory leak fix > > baseband/acc100: add default e value for FCW > > baseband/acc100: add LDPC encoder padding function > > baseband/acc100: add scatter-gather support > > baseband/acc100: add HARQ index helper function > > baseband/acc100: avoid mux for small inbound frames > > baseband/acc100: separate validation functions from debug > > baseband/acc100: add LDPC transport block support > > baseband/acc10x: limit cases for HARQ pruning > > baseband/acc100: update validate LDPC enc/dec > > baseband/acc100: add workaround for deRM corner cases > > baseband/acc100: add ring companion address > > baseband/acc100: configure PMON control registers > > baseband/acc100: implement configurable queue depth > > baseband/acc100: add queue stop operation > > baseband/acc100: check turbo dec/enc input > > baseband/acc100: check for unlikely operation vals > > baseband/acc100: enforce additional check on FCW > > baseband/acc100: update uplink CB input length > > baseband/acc100: rename ldpc encode function arg > > baseband/acc100: update log messages > > baseband/acc100: allocate ring/queue mem when NULL > > baseband/acc100: store FCW from first CB descriptor > > baseband/acc100: make desc optimization optional > > baseband/acc100: update device info > > baseband/acc100: reduce input length for CRC24B > > baseband/acc100: fix clearing PF IR outside handler > > baseband/acc100: fix debug print for LDPC FCW > > baseband/acc100: set device min alignment to 1 > > baseband/acc100: update meson file sdk dependency > > baseband/acc100: add protection for NULL HARQ input > > baseband/acc100: make HARQ layout memory 4GB > > baseband/acc100: reset pointer after rte_free > > > > drivers/baseband/acc100/acc100_pf_enum.h | 52 +- > > drivers/baseband/acc100/acc100_pmd.h | 41 +- > > drivers/baseband/acc100/acc100_vf_enum.h | 6 + > > drivers/baseband/acc100/meson.build | 21 + > > drivers/baseband/acc100/rte_acc100_pmd.c | 1388 > > ++++++++++++++++++---- > > 5 files changed, 1254 insertions(+), 254 deletions(-) > > > > -- > > 2.37.1