From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 13367A0508; Wed, 13 Apr 2022 03:21:40 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id A1EF34068B; Wed, 13 Apr 2022 03:21:39 +0200 (CEST) Received: from mga14.intel.com (mga14.intel.com [192.55.52.115]) by mails.dpdk.org (Postfix) with ESMTP id 7D3B440683; Wed, 13 Apr 2022 03:21:37 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1649812897; x=1681348897; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-transfer-encoding:mime-version; bh=a+hCL3sqp25Qo2jxvv9/4BA0PHsHFqyD/hk5vWSW8D8=; b=R5dhZZI+rurjbaeqxEKbhLgy0nG2E4gg57FPOOXPOVhYw3qCgcBuBnS3 6CPOSSbqcPVZ+JA//OlaQouCN+OBSeVruywV4rCksl9/mhWFm4x+q8VHa V8wu0PSA6WMpu+AD7iR3PHAVslJaEtu+r9eIfhou9GVKbZQcZDGVbm95w jL0PyshQILlimS5q+Ha8EkTKH4i6G0PwrlLaN4s4r+RMyZK5fCryFCVF2 G54C2QVOwZCczlWDSJbldQDyPHCz7kxjWtUDYFQZ341Rg2B8W9un/YOeX vVek8WdBq9eZoHmg8ABaP0UvQ0kfu47MaVcyfMF1LEHZetOIpKvWCHoOp g==; X-IronPort-AV: E=McAfee;i="6400,9594,10315"; a="262725044" X-IronPort-AV: E=Sophos;i="5.90,255,1643702400"; d="scan'208";a="262725044" Received: from fmsmga007.fm.intel.com ([10.253.24.52]) by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Apr 2022 18:21:36 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.90,255,1643702400"; d="scan'208";a="559562969" Received: from orsmsx606.amr.corp.intel.com ([10.22.229.19]) by fmsmga007.fm.intel.com with ESMTP; 12 Apr 2022 18:21:36 -0700 Received: from orsmsx609.amr.corp.intel.com (10.22.229.22) by ORSMSX606.amr.corp.intel.com (10.22.229.19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2308.27; Tue, 12 Apr 2022 18:21:35 -0700 Received: from ORSEDG601.ED.cps.intel.com (10.7.248.6) by orsmsx609.amr.corp.intel.com (10.22.229.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2308.27 via Frontend Transport; Tue, 12 Apr 2022 18:21:35 -0700 Received: from NAM11-DM6-obe.outbound.protection.outlook.com (104.47.57.171) by edgegateway.intel.com (134.134.137.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2308.27; Tue, 12 Apr 2022 18:21:35 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=nNlwkfZWFkJetNSY3i0sTzt/vqITT667od3j388Wue3u1RWOyTxnxCGcPDYLn2PzJBAtVmrNwwTA4hBmSGMlznDfAcfJK1VHExLf3SqS5HTiWPD2qmF6u8AKlScJs6GWyJrDeW3fisp0b/eP4fZxtNWLi3FDnikTGCbqVVBuUDgH6JfZAb8jkzG/dGMA8DHYU9uNFibgR0XpoAoDROxWWZWD07TFSaEmQx3nvxA161SRY27CDSHg7LFgrkDZLCgUBAhNjuGqqkIl2ivLf9LniBql6VMyjFgRvbLRnQdLp2seS+NZREPEfMrAjLb4DQ4c5VkOLaUMIVjiNLtQ8VrGYg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=mrsrhzuuBZiyWp/wMcLjsodhrpVdqsIklVe1zfR9pjk=; b=Qwact1CwAsEEC6BCY4IuSKP2KZpHSOvcnE0sj+8myyvD0jkIe+BWJvMVLx0H2tt3TNvek9fEdcwbLLTFviVUsE3DYPfCYxswi68UnZiawNNxQVz5YGaugdpjZr30lTrRr2RpIRB+gsDj9bCE6YyxE9ypAUmb1S83UZubib7+gCl2POsCC3UOwmOeY1DDIfCOsbS2ZxUi6GZZr0JtrLIg+0YFTxNxekCDe3B4dhx6GTkA3RmdWLmMxgerK2mqSoVm5b3Uc6ZOGucNu6bSRZoo1QibgDLIKen8F6drbEJJEL8p1bZgCibO6Imx/SL2YMZ6x461TvuXFBI+Qk4PEP3n/w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from BYAPR11MB3495.namprd11.prod.outlook.com (2603:10b6:a03:8a::14) by BN8PR11MB3729.namprd11.prod.outlook.com (2603:10b6:408:81::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5164.18; Wed, 13 Apr 2022 01:21:32 +0000 Received: from BYAPR11MB3495.namprd11.prod.outlook.com ([fe80::784a:cab8:f035:d8ca]) by BYAPR11MB3495.namprd11.prod.outlook.com ([fe80::784a:cab8:f035:d8ca%6]) with mapi id 15.20.5144.029; Wed, 13 Apr 2022 01:21:32 +0000 From: "Wang, Haiyue" To: "Daly, Jeff" , "dev@dpdk.org" CC: "stable@dpdk.org" , Xiaolong Ye , Xiao Zhang , "Zhao1, Wei" , Lunyuan Cui Subject: RE: [PATCH v6 1/2] net/ixgbe: Limit SDP3 check of TX_DISABLE to appropriate devices Thread-Topic: [PATCH v6 1/2] net/ixgbe: Limit SDP3 check of TX_DISABLE to appropriate devices Thread-Index: AQHYTpWvIV2zv6WvNEOE1l2v3X78qaztC7CA Date: Wed, 13 Apr 2022 01:21:32 +0000 Message-ID: References: <20220228152937.21247-1-jeffd@silicom-usa.com> <20220412174220.31195-1-jeffd@silicom-usa.com> <20220412174220.31195-2-jeffd@silicom-usa.com> In-Reply-To: <20220412174220.31195-2-jeffd@silicom-usa.com> Accept-Language: zh-CN, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-reaction: no-action dlp-version: 11.6.401.20 authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 64ac9db9-bbd7-441f-afc0-08da1cebf1a2 x-ms-traffictypediagnostic: BN8PR11MB3729:EE_ x-ld-processed: 46c98d88-e344-4ed4-8496-4ed7712e255d,ExtAddr x-microsoft-antispam-prvs: x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: hBbOZC0f+BlatZVkZM29jbb/4B46HCI0ZuK39dAz6wYImd7D6LhYbhby+LeDVpN2QARTgXmjWjXN/BNuN04FKXWvsWQwRgrhh/42To8cVG4VlXEiD23BXXeJu3N20y2u/YDJqNeaoxvHZ/mfjVq+Pt8yIofVfGXmihesgIz36AWHni/j8K6UPwjENwJy7+fYRseAwUZ6x8AGe+Ohc5xg1AxNAi41AMdJAHTT+6j/wkqOLyzpNKScmYWNQgyqVFTS/b1ukAIte4UoJoQZRuRui60oMxFHgi9ypSC0Fb7uFeIv+wETFzx5Rr/L9F9zUIxFj08eWthuD2ioLNCMcV8EPzaedTZplCGSy5+ThPA1YPHxYwviTxRd/GYnj5DJGbAhBbRPiBgf0xYL2wp2q4qOyEZFywQZMqg3jWlfC7+XdF4fSzb+wtrD75NWAbXN/inSoCWrn5slhjODuBrIMkErsdva+Uo35MhQh5NkwzqXArOLtkzvB2L/kMIL489rLM1/4SEOgLI9YvYcLevGYVg8cxF7MSFZ1OYc//zePi2M885+fAoztQ37H5T1PfinaGwd1LyDulsKKHHbnQRcsW/s99U5s2E5EgYEC2Rs6LhEHSXjaBpiOPVj8WO8Ed2AgwiPVbWgrPmrn45xF6gGozhrY6PBkBYSTsEDqZW1MMHHS6Nm0YeyCYUUzmEcrQRccX9InbdqfAqoKz9qQfRulNLgKwAPgKpCsqq9y297lxosx10= x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:BYAPR11MB3495.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230001)(366004)(122000001)(52536014)(8676002)(110136005)(5660300002)(83380400001)(316002)(38100700002)(38070700005)(186003)(107886003)(86362001)(6506007)(82960400001)(9686003)(7696005)(2906002)(26005)(53546011)(71200400001)(508600001)(66946007)(33656002)(66446008)(64756008)(66476007)(66556008)(8936002)(76116006)(54906003)(55016003)(4326008)(21314003); DIR:OUT; SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?6GgfVyBemBMtUnWmgfyG8IGOBZqCqmSdf0ImxxTGbg/0Tp43Q1Do6adKxPuM?= =?us-ascii?Q?H9BxvkYc2k8/oR3liUG/FIYnvWAuayTqS576Fm8wx/nf4be7dCy9AmyrQE8H?= =?us-ascii?Q?V8Y8xyDW5Dsjp7wzIvOfTJhruv3r0XfRQ5IVUcmb/gbP+hAe28CKCH2HIuml?= =?us-ascii?Q?Y/RQqPss7pyrMsdEz1Z3DNdZY4/zmsJRL4wv54artBVxMKiGs/OwJtywGvkN?= =?us-ascii?Q?iA9aZ0i/myyxFbRWm70V9/pjOGLnk8LzJLB2cixQrUYNmairP8mV4oYF5bB/?= =?us-ascii?Q?rkF9SMDKIbTQjQDYjbaylberWZSNnYOGEDmBLbGaYoxQbttrkjNQbKlgEJMs?= =?us-ascii?Q?HpMNuDmyOQlMjnTDXC9Sbb3CkdvotuJ9KSUVXnYY2Uli8vg2rd9Pf159SDCt?= =?us-ascii?Q?8hoyBHE7PIbyd1b+1Y90EZvXFX9Pn08nm2SwogS6F6jb1HnsGhO87+4cZOfd?= =?us-ascii?Q?hHXoO+ldojvynikPh9ERkH34nTKCbfuu9RLtYECASczfSuf6zNFg7lXpZU/w?= =?us-ascii?Q?fqtG7jxf2Gsz28g2JW7LrDdufhOYJG+3kEEyFNFYwgJdSYfDe1dL2p427n3d?= =?us-ascii?Q?xz7uLxJIMh8p7vr3/XEz6fi/lrAf1I3bA2ZX4XP1l8jvY62iavtzqzH9Smzp?= =?us-ascii?Q?yZGK4EKsQEif5OI1PneNRKpaaiTG/GxVepLd6DmYF05ZEpTrwyjkWhrtnEy9?= =?us-ascii?Q?mBZmyrola0SJth1PfLzKTutSvayeDcTR9Vno9Yo/0UwTsLpx/DNjymSfAjeu?= =?us-ascii?Q?xK4nJxRntE1ApwYxz2H/A6td1gcaX5aaFLnzT981yy3vRRRrib9kPG0FeSul?= =?us-ascii?Q?DJYwKdQTnGxQR70XxNK3kBOwtXIi5sI9tEMCjM1bVEQvWa+40gWmshmWX9Ve?= =?us-ascii?Q?2j30CQeXtYq8fTkWfAAJ+RTHk3ryQ4JP8QjPRsmg6veYjWN38C/TwIubszO5?= =?us-ascii?Q?Gsr30/vWAIuassnB0NO9ENWZGw2jnThrCAIZFW8v5SnzWe6koGEVV7CZwNnI?= =?us-ascii?Q?kMKaA+bnz1/Q3aodutd5y5suZY53ybXizl5jo6UiWlbw3yo9wKqQ9qpTlNnr?= =?us-ascii?Q?tVCoTI+DWudtBeT9odVV46ncju3BpeaofPJXSFyumAOTSh+wWI+rC4zffaxp?= =?us-ascii?Q?6p8BcOORlgzplipnZ1TNHsMM00gKgwoek3wioyToZeAOkxAf6HQyghXgXavv?= =?us-ascii?Q?x4cZnnFV3qRkXbpI2aYt/B77h8ukBgxqxk1qw4b7FGjCflWs6UFliVyvznYK?= =?us-ascii?Q?1RsOyrZJqB6O0vocc+pt6ABe7xQumHGPF1FBHpeT+GDkS1VcHm5qAlP1xwdH?= =?us-ascii?Q?EA5t047roQKLjuURzVGwnErOiBPaNBrygzV/Wsc4sihIkNNHToVckhLNt1if?= =?us-ascii?Q?THLy6YpxGnnYBYFpW2x6TeXEvSD8vYLBEXPo8YoPlkNs/st724sNaOZbnQwe?= =?us-ascii?Q?p/9uJGhuWimuMQg85l0zwe+gqfj/7dLOwbqt/P7patgmqivE1tYSSHA16xhl?= =?us-ascii?Q?Mu52lU+4gqNysCYN6Zp1dLi70DniJRIS4Nq2m/3KzHvDWxbPyG+LEa4gOpTO?= =?us-ascii?Q?wDImel3rXdfFMhop0k3z6Gn39AMl2DORdtect25Z4oh6qdTom/Dl2njw6ugl?= =?us-ascii?Q?iDVx1DFGJxDW+93mhxd5pcep5//S5BBI84vtFy22I1c2/SW9KaRvpvyaix9a?= =?us-ascii?Q?N3N8f+Fw8+FQmyKFCalRid3qIk92Pz9rh/zvSBVfkSGuvL7Nn7odxErQ0ZDW?= =?us-ascii?Q?at3X9bIBmg=3D=3D?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: BYAPR11MB3495.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 64ac9db9-bbd7-441f-afc0-08da1cebf1a2 X-MS-Exchange-CrossTenant-originalarrivaltime: 13 Apr 2022 01:21:32.2584 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: 6Ql0jp0fEdz/Qf5m8V+NMRyblkRe7cO+QJAfd8DG/5H1IV2qk/fHpF8dMpsEPdeg0w/vZzL+gxS3rKxIIGGGkA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN8PR11MB3729 X-OriginatorOrg: intel.com X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org > -----Original Message----- > From: Jeff Daly > Sent: Wednesday, April 13, 2022 01:42 > To: dev@dpdk.org > Cc: stable@dpdk.org; Wang, Haiyue ; Xiaolong Ye ; Xiao > Zhang ; Zhao1, Wei ; Lunyuan C= ui > Subject: [PATCH v6 1/2] net/ixgbe: Limit SDP3 check of TX_DISABLE to appr= opriate devices >=20 > 1ca05831b9b added a check that SDP3 (used as a TX_DISABLE output to the > SFP cage on these cards) is not asserted to avoid incorrectly reporting > link up when the SFP's laser is turned off. >=20 > ff8162cb957 limited this workaround to fiber ports >=20 > This patch: > * Adds devarg 'fiber_sdp3_no_tx_disable' not all fiber ixgbe devs use > SDP3 as TX_DISABLE >=20 > Fixes: 1ca05831b9b ("net/ixgbe: fix link status") > Fixes: ff8162cb957 ("net/ixgbe: fix link status") > Cc: stable@dpdk.org This is new for soc for BIG change, not cc to stable. >=20 > Signed-off-by: Jeff Daly > --- > drivers/net/ixgbe/ixgbe_ethdev.c | 39 +++++++++++++++++++++++++++++++- > drivers/net/ixgbe/ixgbe_ethdev.h | 3 +++ > 2 files changed, 41 insertions(+), 1 deletion(-) >=20 > diff --git a/drivers/net/ixgbe/ixgbe_ethdev.c b/drivers/net/ixgbe/ixgbe_e= thdev.c > index 2da3f67bbc..f31bbb7895 100644 > --- a/drivers/net/ixgbe/ixgbe_ethdev.c > +++ b/drivers/net/ixgbe/ixgbe_ethdev.c > @@ -128,6 +128,13 @@ > #define IXGBE_EXVET_VET_EXT_SHIFT 16 > #define IXGBE_DMATXCTL_VT_MASK 0xFFFF0000 >=20 > +#define IXGBE_DEVARG_FIBER_SDP3_NOT_TX_DISABLE "fiber_sdp3_no_tx_disable= " > + 'platform' may be a good arg for the soc related change. dpdk-testpmd -a af:10.0,platform=3Dxxx - -i enum ixgbe_platform_type { ixgbe_platform_unknown =3D 0, ixgbe_platform_soc_atom, ??? You can specify it. enum ixgbe_media_type ixgbe_get_platform_type(xxx) { return xxx; } > +static const char * const ixgbe_valid_arguments[] =3D { > + IXGBE_DEVARG_FIBER_SDP3_NOT_TX_DISABLE, > + NULL > +}; > + > #define IXGBEVF_DEVARG_PFLINK_FULLCHK "pflink_fullchk" >=20 > static const char * const ixgbevf_valid_arguments[] =3D { > @@ -348,6 +355,8 @@ static int ixgbe_dev_udp_tunnel_port_del(struct rte_e= th_dev *dev, > static int ixgbe_filter_restore(struct rte_eth_dev *dev); > static void ixgbe_l2_tunnel_conf(struct rte_eth_dev *dev); > static int ixgbe_wait_for_link_up(struct ixgbe_hw *hw); > +static int devarg_handle_int(__rte_unused const char *key, const char *v= alue, > + void *extra_args); >=20 > /* > * Define VF Stats MACRO for Non "cleared on read" register > @@ -1032,6 +1041,29 @@ ixgbe_swfw_lock_reset(struct ixgbe_hw *hw) > ixgbe_release_swfw_semaphore(hw, mask); > } >=20 > +static void > +ixgbe_parse_devargs(struct ixgbe_adapter *adapter, > + struct rte_devargs *devargs) > +{ > + struct rte_kvargs *kvlist; > + uint16_t sdp3_no_tx_disable; > + > + if (devargs =3D=3D NULL) > + return; > + > + kvlist =3D rte_kvargs_parse(devargs->args, ixgbe_valid_arguments); > + if (kvlist =3D=3D NULL) > + return; > + > + if (rte_kvargs_count(kvlist, IXGBE_DEVARG_FIBER_SDP3_NOT_TX_DISABLE) = =3D=3D 1 && > + rte_kvargs_process(kvlist, IXGBE_DEVARG_FIBER_SDP3_NOT_TX_DISABLE, > + devarg_handle_int, &sdp3_no_tx_disable) =3D=3D 0 && > + sdp3_no_tx_disable =3D=3D 1) > + adapter->sdp3_no_tx_disable =3D 1; > + > + rte_kvargs_free(kvlist); > +} > + > /* > * This function is based on code in ixgbe_attach() in base/ixgbe.c. > * It returns 0 on success. > @@ -1095,6 +1127,8 @@ eth_ixgbe_dev_init(struct rte_eth_dev *eth_dev, voi= d *init_params __rte_unused) > } >=20 > rte_atomic32_clear(&ad->link_thread_running); > + ixgbe_parse_devargs(eth_dev->data->dev_private, > + pci_dev->device.devargs); > rte_eth_copy_pci_info(eth_dev, pci_dev); > eth_dev->data->dev_flags |=3D RTE_ETH_DEV_AUTOFILL_QUEUE_XSTATS; >=20 > @@ -4261,7 +4295,8 @@ ixgbe_dev_link_update_share(struct rte_eth_dev *dev= , > return rte_eth_linkstatus_set(dev, &link); > } >=20 > - if (ixgbe_get_media_type(hw) =3D=3D ixgbe_media_type_fiber) { > + if (ixgbe_get_media_type(hw) =3D=3D ixgbe_media_type_fiber && > + !ad->sdp3_no_tx_disable) { > esdp_reg =3D IXGBE_READ_REG(hw, IXGBE_ESDP); > if ((esdp_reg & IXGBE_ESDP_SDP3)) > link_up =3D 0; > @@ -8250,6 +8285,8 @@ ixgbe_dev_macsec_register_disable(struct rte_eth_de= v *dev) > RTE_PMD_REGISTER_PCI(net_ixgbe, rte_ixgbe_pmd); > RTE_PMD_REGISTER_PCI_TABLE(net_ixgbe, pci_id_ixgbe_map); > RTE_PMD_REGISTER_KMOD_DEP(net_ixgbe, "* igb_uio | uio_pci_generic | vfio= -pci"); > +RTE_PMD_REGISTER_PARAM_STRING(net_ixgbe, > + IXGBE_DEVARG_FIBER_SDP3_NOT_TX_DISABLE "=3D<0|1>"); > RTE_PMD_REGISTER_PCI(net_ixgbe_vf, rte_ixgbevf_pmd); > RTE_PMD_REGISTER_PCI_TABLE(net_ixgbe_vf, pci_id_ixgbevf_map); > RTE_PMD_REGISTER_KMOD_DEP(net_ixgbe_vf, "* igb_uio | vfio-pci"); > diff --git a/drivers/net/ixgbe/ixgbe_ethdev.h b/drivers/net/ixgbe/ixgbe_e= thdev.h > index 69e0e82a5b..cc6049a66a 100644 > --- a/drivers/net/ixgbe/ixgbe_ethdev.h > +++ b/drivers/net/ixgbe/ixgbe_ethdev.h > @@ -501,6 +501,9 @@ struct ixgbe_adapter { > /* For RSS reta table update */ > uint8_t rss_reta_updated; >=20 > + /* Used for limiting SDP3 TX_DISABLE checks */ > + uint8_t sdp3_no_tx_disable; > + > /* Used for VF link sync with PF's physical and logical (by checking > * mailbox status) link status. > */ > -- > 2.25.1