From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from dpdk.org (dpdk.org [92.243.14.124]) by inbox.dpdk.org (Postfix) with ESMTP id CD857A0588; Thu, 16 Apr 2020 03:14:54 +0200 (CEST) Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 9CF7C1DA4C; Thu, 16 Apr 2020 03:14:54 +0200 (CEST) Received: from mga12.intel.com (mga12.intel.com [192.55.52.136]) by dpdk.org (Postfix) with ESMTP id A12C71D9AC for ; Thu, 16 Apr 2020 03:14:52 +0200 (CEST) IronPort-SDR: FnDeamsdXO8ynI/HwEQNzsyT/0A0+KlwQ8z6aCQo0AUe5oqbrogjBSGBpsKn1lgCkMg4Woag5P 5e20okQuFhoA== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga006.jf.intel.com ([10.7.209.51]) by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Apr 2020 18:14:51 -0700 IronPort-SDR: UAwoTV5wC4pORgj0w9xT6L+szdBtUggngj7XljMEAPGYh1aIhYYdqzAtfJiw6Y/La/CRQGySX5 JI4K6n5/qOSA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.72,388,1580803200"; d="scan'208";a="257041121" Received: from orsmsx107.amr.corp.intel.com ([10.22.240.5]) by orsmga006.jf.intel.com with ESMTP; 15 Apr 2020 18:14:50 -0700 Received: from orsmsx601.amr.corp.intel.com (10.22.229.14) by ORSMSX107.amr.corp.intel.com (10.22.240.5) with Microsoft SMTP Server (TLS) id 14.3.439.0; Wed, 15 Apr 2020 18:14:50 -0700 Received: from orsmsx601.amr.corp.intel.com (10.22.229.14) by ORSMSX601.amr.corp.intel.com (10.22.229.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Wed, 15 Apr 2020 18:14:50 -0700 Received: from ORSEDG001.ED.cps.intel.com (10.7.248.4) by orsmsx601.amr.corp.intel.com (10.22.229.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.1.1713.5 via Frontend Transport; Wed, 15 Apr 2020 18:14:50 -0700 Received: from NAM10-BN7-obe.outbound.protection.outlook.com (104.47.70.102) by edgegateway.intel.com (134.134.137.100) with Microsoft SMTP Server (TLS) id 14.3.439.0; Wed, 15 Apr 2020 18:14:48 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=JE+TVtdIgOomI3wN8PlQVSsDcWWsh0edKr56kHjwlhjqIGHBXKWErPBDiXiTaI4lDFAEpj6joVw9/D50YQweL0z79IQ+i8N5fXyeExyljDOGdkCrVFwUqPat2eWXlk9OYEv/zn38E+G3SMHqfUoLwnnLhtDJb/t5OLQD3LTflbCVaaCraUyHFHC3sNb/fBDw7nY/z+xiqpiyL/zabXtfCLVYWU9D+5ez6hLLrk4Mx7RTlpV5nuwnGGK3g3EyNZHyMQLUYdbI8yv/SXy276r6ZzJrY9fch2ipukfEgNI3eB6RK2iY/3J/iGgYwY1cFRLJ5mTsaq8n0olU1sZ771zg2w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=PhfPr5ZCXI2O18+eapNWs69QpBBPHSfaETyHTqrFoIc=; b=nuQfoRUx5A0j0WkzAKGPS3SQgaQI6sKTY3rofiwxITJfdwtN7pIjmWHJSNst3rxYuYobPYZpxn8D6e4AxOqXZ325RsRWLpM5iI8BMCbFv1FBF2zCGDw3xg9AklmKHt4Nd/rtGCpw+Uu4n7oLM/LuMKoOsmhe5zyx+zSeRuzYcxVLkIY/9Gt3AYzrQgCNVZUUHuTtl3x/bIx5Y8HSoOMuz9+PhjdHq+sFD3DqJ5OXzdiHiI/HAS9Ecr/Rj6qNuzmU/epi5lFaubp1ZMuiFW2hs2awrGYTkP8eClJpVzZvxn6OlaZys0ALyKO3wPcMOcw7wvUU28gi/JW4+VOzu2xOSg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=PhfPr5ZCXI2O18+eapNWs69QpBBPHSfaETyHTqrFoIc=; b=clq4AZ3oXrw5IXFOUK/fU7r+qVvyICWYi9/X7FnOIxgS7de5y3c9E7vMmTRohBKQX/ytxfv6h/93pR6qCaW1kqp/4ApIDN1tV6j2az+NBJryBnAbkzWWwiNI7IUDKfD3YjSPZc3T5v5xdNubV9PVA/HOseUxpgI3AyCn7w4aT+o= Received: from BYAPR11MB3541.namprd11.prod.outlook.com (2603:10b6:a03:f5::16) by BYAPR11MB3272.namprd11.prod.outlook.com (2603:10b6:a03:1b::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2900.28; Thu, 16 Apr 2020 01:14:43 +0000 Received: from BYAPR11MB3541.namprd11.prod.outlook.com ([fe80::2c4f:22b:b8b0:27f9]) by BYAPR11MB3541.namprd11.prod.outlook.com ([fe80::2c4f:22b:b8b0:27f9%5]) with mapi id 15.20.2900.028; Thu, 16 Apr 2020 01:14:43 +0000 From: "Xing, Beilei" To: "Iremonger, Bernard" , "dev@dpdk.org" , "Zhang, Qi Z" , "Doherty, Declan" CC: "Ananyev, Konstantin" Thread-Topic: [PATCH v4 1/3] librte_ethdev: add RSS offload types for ESP and AH Thread-Index: AQHWExcft9VJ0o8WRk2leS5CBFFXEKh68oHQ Date: Thu, 16 Apr 2020 01:14:43 +0000 Message-ID: References: <1585662997-23618-1-git-send-email-bernard.iremonger@intel.com> <1586949255-17234-2-git-send-email-bernard.iremonger@intel.com> In-Reply-To: <1586949255-17234-2-git-send-email-bernard.iremonger@intel.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: spf=none (sender IP is ) smtp.mailfrom=beilei.xing@intel.com; x-originating-ip: [192.102.204.45] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: e2961177-8eb2-4806-5311-08d7e1a38bab x-ms-traffictypediagnostic: BYAPR11MB3272: x-ld-processed: 46c98d88-e344-4ed4-8496-4ed7712e255d,ExtAddr x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:3044; x-forefront-prvs: 0375972289 x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:BYAPR11MB3541.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFTY:; SFS:(10019020)(346002)(376002)(39860400002)(396003)(136003)(366004)(8936002)(33656002)(86362001)(107886003)(81156014)(8676002)(66446008)(64756008)(71200400001)(2906002)(6636002)(4744005)(55016002)(186003)(7696005)(316002)(66946007)(76116006)(478600001)(26005)(9686003)(66556008)(4326008)(52536014)(66476007)(110136005)(53546011)(6506007)(5660300002); DIR:OUT; SFP:1102; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: JZWnHiCycLysXETEO6Pj5Fx1YvV2vx4urMrsk4B05xnTyAjILtjx7qe3DjPLaxYf9dhTZ0vK78dk+x+DuD4ZUmLql1yDi/STR65OvC4BA23fiUs61LvbrP7+GvvWI6KDy9U+VEZMroxBwk4nDhHc/bdlS0p2AC6Al/ZTHicEcGiFaUINZq80SRfTkwI6ytgCXqS4EIRYZCj58fucxu9NwIi682QqNhgUMOAlL+dtmhvHCG9p49EQzJ+ql07oumPNTWJiQHcBJ5c9HfVAEOcfcaX3c7s/GOvlZpC+rIBUrbqWVf0jw7AkxRfNrMzP+387z0Cxym6a7adQ6cFoabLwV9qWZxN5LnQMcI6CaSZpvdFPc7vrpoKdzylkmgomk6lz+HXNGkPzCZzkFRw/uK0ZI10WnJO3kDOPCDk2hI7j0wv+CbhkC52Lxm+n4M04Boyc x-ms-exchange-antispam-messagedata: CdTs91vb7EamXQu7tT2SVsBm2CT7QFDfEv27AR0lE/uiK9LLZve5L2aUWHF3Cku1c02xVr744XISdQDnjFEBeM1v1+IyklO/sQwshY9/LS/cz7fNRNKng9N+Y2iPdaGfK3h4lNhDB11vkwbZPKzY6w== Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: e2961177-8eb2-4806-5311-08d7e1a38bab X-MS-Exchange-CrossTenant-originalarrivaltime: 16 Apr 2020 01:14:43.3015 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: hBTQjS7vyuCeJZUMQYelUKh/jIG8UD7i+VTWvB0VjUlRrLz/6BtQu7TOj2iEOJjhp/GPOcdvprqIYqXuoMaCtA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: BYAPR11MB3272 X-OriginatorOrg: intel.com Subject: Re: [dpdk-dev] [PATCH v4 1/3] librte_ethdev: add RSS offload types for ESP and AH X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" > -----Original Message----- > From: Iremonger, Bernard > Sent: Wednesday, April 15, 2020 7:14 PM > To: dev@dpdk.org; Xing, Beilei ; Zhang, Qi Z > ; Doherty, Declan > Cc: Ananyev, Konstantin ; Iremonger, > Bernard > Subject: [PATCH v4 1/3] librte_ethdev: add RSS offload types for ESP and = AH >=20 > add ETH_RSS_ESP and ETH_RSS_AH macros >=20 > Signed-off-by: Bernard Iremonger > --- > lib/librte_ethdev/rte_ethdev.h | 3 +++ > 1 file changed, 3 insertions(+) >=20 > diff --git a/lib/librte_ethdev/rte_ethdev.h b/lib/librte_ethdev/rte_ethde= v.h > index d1a593a..26381a1 100644 > --- a/lib/librte_ethdev/rte_ethdev.h > +++ b/lib/librte_ethdev/rte_ethdev.h > @@ -511,6 +511,9 @@ struct rte_eth_rss_conf { > #define ETH_RSS_GENEVE (1ULL << 20) > #define ETH_RSS_NVGRE (1ULL << 21) > #define ETH_RSS_GTPU (1ULL << 23) > +#define ETH_RSS_ESP (1ULL << 27) > +#define ETH_RSS_AH (1ULL << 28) > + >=20 > /* > * We use the following macros to combine with above ETH_RSS_* for > -- > 2.7.4 Reviewed-by: Beilei Xing