From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124])
by inbox.dpdk.org (Postfix) with ESMTP id EFE8CA0555;
Fri, 3 Jun 2022 22:23:54 +0200 (CEST)
Received: from [217.70.189.124] (localhost [127.0.0.1])
by mails.dpdk.org (Postfix) with ESMTP id 839114021E;
Fri, 3 Jun 2022 22:23:54 +0200 (CEST)
Received: from mga17.intel.com (mga17.intel.com [192.55.52.151])
by mails.dpdk.org (Postfix) with ESMTP id 9CAAD40041
for <dev@dpdk.org>; Fri, 3 Jun 2022 22:23:53 +0200 (CEST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
t=1654287833; x=1685823833;
h=from:to:cc:subject:date:message-id:references:
in-reply-to:content-transfer-encoding:mime-version;
bh=xAXsKQ0mZ6XL7yc5MCSwefIZ/HU3RLAruD7bUGknVWQ=;
b=TBaqEQv8C+UkLqiBuqGyjByk+YazXlLC+F0X+WRvjDu712y1qXWb3jRh
+NgA+EiEJNe1YA1xyuj3mxPq08eYe5FgTc7BIUGdw/Ua02IyV2o9WeEk5
0ddsa0hcN1NYPEe2Bi45A5vF2PrIEtwqqDDYmyXv2CSJrMtECMGDTPep0
94VDaBbft+sRH1qzzdLTJUEDQK4Su4fg/PnOmeH7rhR4fwHPZGiS/G4wJ
G0rIge/YrD+ly0SN4FPkbblW2Fo3y921nofIMuVIzuHBgtOGjjs2l8JER
DR6CDyGJKrynMldzd3xyu103ETK01yB13LGmMEmMVxkBcaEBOXmu40jc/ A==;
X-IronPort-AV: E=McAfee;i="6400,9594,10367"; a="256813589"
X-IronPort-AV: E=Sophos;i="5.91,275,1647327600"; d="scan'208";a="256813589"
Received: from orsmga005.jf.intel.com ([10.7.209.41])
by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
03 Jun 2022 13:23:52 -0700
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.91,275,1647327600"; d="scan'208";a="757645381"
Received: from fmsmsx604.amr.corp.intel.com ([10.18.126.84])
by orsmga005.jf.intel.com with ESMTP; 03 Jun 2022 13:23:51 -0700
Received: from fmsmsx607.amr.corp.intel.com (10.18.126.87) by
fmsmsx604.amr.corp.intel.com (10.18.126.84) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id
15.1.2308.27; Fri, 3 Jun 2022 13:23:50 -0700
Received: from fmsedg602.ED.cps.intel.com (10.1.192.136) by
fmsmsx607.amr.corp.intel.com (10.18.126.87) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id
15.1.2308.27 via Frontend Transport; Fri, 3 Jun 2022 13:23:50 -0700
Received: from NAM11-DM6-obe.outbound.protection.outlook.com (104.47.57.169)
by edgegateway.intel.com (192.55.55.71) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.1.2308.27; Fri, 3 Jun 2022 13:23:50 -0700
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
b=MJyt2N2kF7JKzajjNraC+/iPwZ/vLXdMuxLKKNDAoH8MKGID8iQQVmHihoLd7hqAbn+PT6dbIv70Rb5ySPT1ybo/qAZUCnL9S1xRt0ldQ43sOy8Nh9+U6dNie6TBd6V1AmB8Kmde6w7ducJxnUzdR+C0s16lX6lYRq3GVSBBC+weoyA6GGFlGh/wjnw8XaZAWzYZhCa+UEtzoxasln5rmh9rAkmeRE3kQuF3daEuR+DZh/7+oJDOa3Xm41k0b4Xbg6a1Ftt5YUUtOP30OzfTZuZTJGCaBLHZjXmU12yb+wF+xL0GtpbeC+Lf0JrLD7+P8OVIlerS7/T9RclXXV1j+w==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
s=arcselector9901;
h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
bh=e/wFkYN4QagWVgXPDP0wFNwiFpg05fQoSIvcG/37JxE=;
b=PjMezgzLMMSzNMH7HMxjlMWaVidkKtBUN9qIRdBwqXcfMRxt8yb1z7LqUtZefaRyU6t+sQZ1A2icAB3ihc5TsDCTwpfo+Phq/EzbxifKhBFWCO1ylva6j2uxhZDz0dowpp/9fPm2MUBTMSi6ld4OxVErZy/Mz+3ftyfId+68bKgLX/u3JxRBRXiXhYUV3IIUXaVBa9sgiGw1Hgm1/xPthsf5XVYzRtYPJdE9ENOhmZ3NDOBGkWuh0aZAWRFXSeNpD4hTWj2J2DxZXE7zXLswHZzKNo5USf/iMldJ7Jfz76xAcx9TT2afhncW+QWBNtGdawAWuhoHU/oI/2rl5Te/7w==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com;
dkim=pass header.d=intel.com; arc=none
Received: from DM6PR11MB3660.namprd11.prod.outlook.com (2603:10b6:5:13c::17)
by DM5PR1101MB2235.namprd11.prod.outlook.com (2603:10b6:4:52::15) with
Microsoft SMTP Server (version=TLS1_2,
cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5293.18; Fri, 3 Jun
2022 20:23:49 +0000
Received: from DM6PR11MB3660.namprd11.prod.outlook.com
([fe80::181d:ca9a:26e8:cf59]) by DM6PR11MB3660.namprd11.prod.outlook.com
([fe80::181d:ca9a:26e8:cf59%7]) with mapi id 15.20.5314.013; Fri, 3 Jun 2022
20:23:49 +0000
From: "Vargas, Hernan" <hernan.vargas@intel.com>
To: "Chautru, Nicolas" <nicolas.chautru@intel.com>, "dev@dpdk.org"
<dev@dpdk.org>, "gakhil@marvell.com" <gakhil@marvell.com>, "trix@redhat.com"
<trix@redhat.com>, "maxime.coquelin@redhat.com" <maxime.coquelin@redhat.com>
CC: "thomas@monjalon.net" <thomas@monjalon.net>, "Kinsella, Ray"
<ray.kinsella@intel.com>, "Richardson, Bruce" <bruce.richardson@intel.com>,
"hemant.agrawal@nxp.com" <hemant.agrawal@nxp.com>,
"david.marchand@redhat.com" <david.marchand@redhat.com>
Subject: RE: [PATCH v7 5/6] baseband/acc100: modify validation code for ACC101
Thread-Topic: [PATCH v7 5/6] baseband/acc100: modify validation code for ACC101
Thread-Index: AQHYdT+TKtzZoNqvl0+/zJDActa8Rq0+JG3g
Date: Fri, 3 Jun 2022 20:23:48 +0000
Message-ID: <DM6PR11MB3660F959AE4CC0650696EF4EEFA19@DM6PR11MB3660.namprd11.prod.outlook.com>
References: <1653350912-53876-1-git-send-email-nicolas.chautru@intel.com>
<1654036307-182860-1-git-send-email-nicolas.chautru@intel.com>
<1654036307-182860-6-git-send-email-nicolas.chautru@intel.com>
In-Reply-To: <1654036307-182860-6-git-send-email-nicolas.chautru@intel.com>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach:
X-MS-TNEF-Correlator:
dlp-reaction: no-action
dlp-version: 11.6.500.17
dlp-product: dlpe-windows
authentication-results: dkim=none (message not signed)
header.d=none;dmarc=none action=none header.from=intel.com;
x-ms-publictraffictype: Email
x-ms-office365-filtering-correlation-id: 3f7cab32-5931-4b96-2052-08da459ef7c7
x-ms-traffictypediagnostic: DM5PR1101MB2235:EE_
x-ld-processed: 46c98d88-e344-4ed4-8496-4ed7712e255d,ExtAddr
x-microsoft-antispam-prvs: <DM5PR1101MB2235701ED20EF23E6CE0D539EFA19@DM5PR1101MB2235.namprd11.prod.outlook.com>
x-ms-exchange-senderadcheck: 1
x-ms-exchange-antispam-relay: 0
x-microsoft-antispam: BCL:0;
x-microsoft-antispam-message-info: YUlfwdxLrnFF4z/bDJKKFQLjZbNnkcf0ibt87IvnijYF2VnuhWGPpYpG/pU1384C1r8WlMQyclKBI0vzXz7VpXmnxyjS67+BbWa4bx9yNtGa/baACSwEJpW7prXzatRu66REwY4pwYeoRNgk+ELHTwNMEuTYaKtadj+bPth7cU7mQjO+v6BGgijkE0RBSvDBIe7VOvCiCJ5zJwzRs6CNEfjV7NV+O0KaZhVKAU+ALcq5XnO2mECyFwl27Z6Wlh5/1xz6gNKfl49sIsel76oSwgBTq4XkYXIfrNFkddGtf6J2Yhv74oYwiO7c1yrAXyhpQkPaF1V0yO471scr7yF3vhxm6MRoVuthu/5UdGO6DAUIifsUY1adnYitUZGEykq1+s7idFJSV18PsB8b6JHZWUBLfi7d+FxAg6uhhSauhLxj8r6X8zwufjhXK+KOPPrCLej7xM/JU/UDCu+qthA69/ztZ5P5SRXraeQjAihEhls9cHL+BUGzyTYMfkDWS/OvcoKW0Ljjt/S36RLDRqn6zhpfUAk1F/YDnCuI8BArx9InuW9yG7Nj1+AZXEnyPIk5lEGCRtN2F+KuEz8dbGsm4KnMlhk5Zn7dg3ARNNNMvXS0IupNvKAPlAg6C9TU83vk2DQgsLFemTGqDcrvHWoE1wZdTvr6aPLHLerr5CiggEFpJb+Qi1+E/o095vVzW9wk7iPuGxVH4wwe7gSi/JwjdQ==
x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
IPV:NLI; SFV:NSPM; H:DM6PR11MB3660.namprd11.prod.outlook.com; PTR:; CAT:NONE;
SFS:(13230001)(366004)(508600001)(86362001)(82960400001)(53546011)(110136005)(186003)(52536014)(38100700002)(2906002)(122000001)(33656002)(9686003)(8936002)(26005)(5660300002)(38070700005)(316002)(54906003)(55016003)(6506007)(4326008)(71200400001)(66476007)(66556008)(66446008)(83380400001)(64756008)(76116006)(66946007)(8676002)(7696005);
DIR:OUT; SFP:1102;
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?AWqfwXRLAJlcFGHaB/DGko4/7lS4fH0R5foFkvQxOa/c6mcmlxPAwpdfOiNS?=
=?us-ascii?Q?hqHQtYg5rbGdJW7VMlRigXox7NuECB8BH9BatgRD+v6MqLmM4UTuDnELB9fs?=
=?us-ascii?Q?sIMJo8b3mJUsWbRHNkIYMXyhN4K2AHxguViONsI+K+CSH7sAuuRzt77ChHr6?=
=?us-ascii?Q?IiF2T7ZJxclaQHtYV89r0kr1moQZhE5S1+sj7EsuOMBNZknE0gjbcslTMGP9?=
=?us-ascii?Q?Bgp8pnce5asBgPkxI0jdrHaWeumncaZ2/p+fhg3pDLmqDFycdTsoU1/7SAnu?=
=?us-ascii?Q?rsBXBR7J59y8bOIhEMsBPfFXB08FzLwfKsjKFtLdugCEdC6ge1LkTIHrUOgX?=
=?us-ascii?Q?3xO9FKpvJ8DbfagmNbIET8yMw3uwftBFxwpd9Dy7epo25LBUOkCrDHsoEN2L?=
=?us-ascii?Q?JjEgYyyjLqUYcmpdgo+d4OquyCeCWC4ZeVZ/5eu90XETEzr6ZoLaUxrHTm5k?=
=?us-ascii?Q?DdD6Ot9QkoAMazjhbk8JCGcs3cBXGCUeeKnyu8jfIJpjx6riJTLhY96gdZKs?=
=?us-ascii?Q?HksZBH/ewLvgrU5B/drVDiwu5OWNwRYsZYCED+TMLxcdv54SZ7ME3AAC9oXL?=
=?us-ascii?Q?Pbm2Su5Rmw50oGIlkSOYLiCKxjm02XCFHJSC9f/RVgQLoUzh+03S0daDTSZv?=
=?us-ascii?Q?IjCvdQfHWaCbhbY9LdUst6Dt/WwQQowPEoeKt3UZZqSm+Va3ivE+QbY2x2pe?=
=?us-ascii?Q?JREpng57iWK7/9YUgAiwyNGzvpMxygS1ZbU3NnPrxNeGlCeDUOW64zIZtQ7b?=
=?us-ascii?Q?TfYqIoZzxOAC9nEFkY5aJYdLyHmNeBHt2BWZ9ofhQmZS4A+a+XbJYidpuS3V?=
=?us-ascii?Q?PlNOWxf+r+knuvtlHk+5MAc+Q+qBsNZAZcekBD8ZK2PjRAi3T4HDIOP01D6b?=
=?us-ascii?Q?id2dlQ9dAJ87GarozMqK3OIN3x0uGjObeFRflnc6HPL6wVCPrLsfHS+umo9D?=
=?us-ascii?Q?t7wAE4EGlbbd61skM3CbmHbz4Sadu/LB2HFaZNFMrUw/5byeRDJu69Yv0sUc?=
=?us-ascii?Q?ViuRN7EBDv4EnwbTui/ZrYXt/k2+Yx42/aMJVQ86lUHc0ymPijGLhBsQ4JXj?=
=?us-ascii?Q?SIl3MtvwZ//pDES7CYGV/ItqYCPGp1PdmycpV4FVb1utUSTwDoJL0k8btDFw?=
=?us-ascii?Q?vSbIyoTq7Om0XXhlX8VU3pLDz+tqTbVFd7FWn+ymY5eM+cwpDq5tE6ck5oGA?=
=?us-ascii?Q?mWv/x8l7w2Am7Mpw5p+5Ix4lTHNDmxgZEvPasmr4LibwMq7vbD4bhImWXvOa?=
=?us-ascii?Q?JKjjAPJYQO9os4bdTL64+YJnDcKuF08QtGvcl/DG270Y29iZG0A6myx+u8zh?=
=?us-ascii?Q?prwk7taKMz8KPtXCLmXBKvOtE/sgfynnaUUiOGiFQs62NQ+Rnp5PWR+Y3fdy?=
=?us-ascii?Q?+AhfY8vTtnaWn8tKh40ppzln0jZg/fRK0h7RyoOW73eSsY5W2faY+9bCdIdF?=
=?us-ascii?Q?WmEoVfmV62EElLdzsUtHNxGhV8dMYBbTrR/jI92be00sQEIHOd4uhc+neaIj?=
=?us-ascii?Q?tWlkJqt+g1h/RUQryaIskQlQ6h12rvzEesd40Bb4tg6PTctUOwURPus14h6W?=
=?us-ascii?Q?XLi6FAN1nGf/9x3h7KO9uALgXDSlpAJQJhGsLOMipYKO5SVX9CZnAXVUuvbq?=
=?us-ascii?Q?WdgPLDtbrcp07V2ZBSOJ58kVi6ltDF7cRcPLdBimq3kyRUu8npm99Zy/XkpB?=
=?us-ascii?Q?K/IVGtM9IEnQ3BuquHPIWKkUeUztJl6VTRivce+P5x/+Lb4m56ED5s0Ca2t0?=
=?us-ascii?Q?QnDDxuQLkw=3D=3D?=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: DM6PR11MB3660.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 3f7cab32-5931-4b96-2052-08da459ef7c7
X-MS-Exchange-CrossTenant-originalarrivaltime: 03 Jun 2022 20:23:49.0205 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: 1kfY/RJ3IQJ6MshJt3UPkC/03xY3IqKf2g+cDQ0Ffvg9dKmTF4KMqFLZ6ZrpdBS19GffDZjyfGVixjNvQrh5Qw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR1101MB2235
X-OriginatorOrg: intel.com
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
-----Original Message-----
From: Chautru, Nicolas <nicolas.chautru@intel.com>=20
Sent: Tuesday, May 31, 2022 5:32 PM
To: dev@dpdk.org; gakhil@marvell.com; trix@redhat.com; maxime.coquelin@redh=
at.com
Cc: thomas@monjalon.net; Kinsella, Ray <ray.kinsella@intel.com>; Richardson=
, Bruce <bruce.richardson@intel.com>; hemant.agrawal@nxp.com; Vargas, Herna=
n <hernan.vargas@intel.com>; david.marchand@redhat.com; Chautru, Nicolas <n=
icolas.chautru@intel.com>
Subject: [PATCH v7 5/6] baseband/acc100: modify validation code for ACC101
The validation requirement is different for the two devices.
Signed-off-by: Nicolas Chautru <nicolas.chautru@intel.com>
---
drivers/baseband/acc100/rte_acc100_pmd.c | 51 ++++++++++++++++++++++++----=
----
1 file changed, 39 insertions(+), 12 deletions(-)
Reviewed-by: Hernan Vargas <hernan.vargas@intel.com>
Thanks,
Hernan
diff --git a/drivers/baseband/acc100/rte_acc100_pmd.c b/drivers/baseband/ac=
c100/rte_acc100_pmd.c
index 31046b5..956bd43 100644
--- a/drivers/baseband/acc100/rte_acc100_pmd.c
+++ b/drivers/baseband/acc100/rte_acc100_pmd.c
@@ -1295,6 +1295,21 @@
RTE_BBDEV_TURBO_HALF_ITERATION_EVEN);
}
=20
+#ifdef RTE_LIBRTE_BBDEV_DEBUG
+
+static inline bool
+is_acc100(struct acc100_queue *q)
+{
+ return (q->d->device_variant =3D=3D ACC100_VARIANT); }
+
+static inline bool
+validate_op_required(struct acc100_queue *q) {
+ return is_acc100(q);
+}
+#endif
+
/* Fill in a frame control word for LDPC decoding. */ static inline void =
acc100_fcw_ld_fill(struct rte_bbdev_dec_op *op, struct acc100_fcw_ld *fcw,=
@@ -2182,13 +2197,16 @@ static inline uint32_t hq_index(uint32_t offset) =
#ifdef RTE_LIBRTE_BBDEV_DEBUG
/* Validates turbo encoder parameters */ static inline int -validate_enc_=
op(struct rte_bbdev_enc_op *op)
+validate_enc_op(struct rte_bbdev_enc_op *op, struct acc100_queue *q)
{
struct rte_bbdev_op_turbo_enc *turbo_enc =3D &op->turbo_enc;
struct rte_bbdev_op_enc_turbo_cb_params *cb =3D NULL;
struct rte_bbdev_op_enc_turbo_tb_params *tb =3D NULL;
uint16_t kw, kw_neg, kw_pos;
=20
+ if (!validate_op_required(q))
+ return 0;
+
if (op->mempool =3D=3D NULL) {
rte_bbdev_log(ERR, "Invalid mempool pointer");
return -1;
@@ -2320,10 +2338,13 @@ static inline uint32_t hq_index(uint32_t offset) }
/* Validates LDPC encoder parameters */ static inline int -validate_ldpc_=
enc_op(struct rte_bbdev_enc_op *op)
+validate_ldpc_enc_op(struct rte_bbdev_enc_op *op, struct acc100_queue=20
+*q)
{
struct rte_bbdev_op_ldpc_enc *ldpc_enc =3D &op->ldpc_enc;
=20
+ if (!validate_op_required(q))
+ return 0;
+
if (op->mempool =3D=3D NULL) {
rte_bbdev_log(ERR, "Invalid mempool pointer");
return -1;
@@ -2373,10 +2394,13 @@ static inline uint32_t hq_index(uint32_t offset)
=20
/* Validates LDPC decoder parameters */ static inline int -validate_ldpc_=
dec_op(struct rte_bbdev_dec_op *op)
+validate_ldpc_dec_op(struct rte_bbdev_dec_op *op, struct acc100_queue=20
+*q)
{
struct rte_bbdev_op_ldpc_dec *ldpc_dec =3D &op->ldpc_dec;
=20
+ if (!validate_op_required(q))
+ return 0;
+
if (op->mempool =3D=3D NULL) {
rte_bbdev_log(ERR, "Invalid mempool pointer");
return -1;
@@ -2429,7 +2453,7 @@ static inline uint32_t hq_index(uint32_t offset)
=20
#ifdef RTE_LIBRTE_BBDEV_DEBUG
/* Validate op structure */
- if (validate_enc_op(op) =3D=3D -1) {
+ if (validate_enc_op(op, q) =3D=3D -1) {
rte_bbdev_log(ERR, "Turbo encoder validation failed");
return -EINVAL;
}
@@ -2483,7 +2507,7 @@ static inline uint32_t hq_index(uint32_t offset)
=20
#ifdef RTE_LIBRTE_BBDEV_DEBUG
/* Validate op structure */
- if (validate_ldpc_enc_op(ops[0]) =3D=3D -1) {
+ if (validate_ldpc_enc_op(ops[0], q) =3D=3D -1) {
rte_bbdev_log(ERR, "LDPC encoder validation failed");
return -EINVAL;
}
@@ -2545,7 +2569,7 @@ static inline uint32_t hq_index(uint32_t offset)
=20
#ifdef RTE_LIBRTE_BBDEV_DEBUG
/* Validate op structure */
- if (validate_ldpc_enc_op(op) =3D=3D -1) {
+ if (validate_ldpc_enc_op(op, q) =3D=3D -1) {
rte_bbdev_log(ERR, "LDPC encoder validation failed");
return -EINVAL;
}
@@ -2602,7 +2626,7 @@ static inline uint32_t hq_index(uint32_t offset)
=20
#ifdef RTE_LIBRTE_BBDEV_DEBUG
/* Validate op structure */
- if (validate_enc_op(op) =3D=3D -1) {
+ if (validate_enc_op(op, q) =3D=3D -1) {
rte_bbdev_log(ERR, "Turbo encoder validation failed");
return -EINVAL;
}
@@ -2675,12 +2699,15 @@ static inline uint32_t hq_index(uint32_t offset) #=
ifdef RTE_LIBRTE_BBDEV_DEBUG
/* Validates turbo decoder parameters */ static inline int -validate_dec_=
op(struct rte_bbdev_dec_op *op)
+validate_dec_op(struct rte_bbdev_dec_op *op, struct acc100_queue *q)
{
struct rte_bbdev_op_turbo_dec *turbo_dec =3D &op->turbo_dec;
struct rte_bbdev_op_dec_turbo_cb_params *cb =3D NULL;
struct rte_bbdev_op_dec_turbo_tb_params *tb =3D NULL;
=20
+ if (!validate_op_required(q))
+ return 0;
+
if (op->mempool =3D=3D NULL) {
rte_bbdev_log(ERR, "Invalid mempool pointer");
return -1;
@@ -2822,7 +2849,7 @@ static inline uint32_t hq_index(uint32_t offset)
=20
#ifdef RTE_LIBRTE_BBDEV_DEBUG
/* Validate op structure */
- if (validate_dec_op(op) =3D=3D -1) {
+ if (validate_dec_op(op, q) =3D=3D -1) {
rte_bbdev_log(ERR, "Turbo decoder validation failed");
return -EINVAL;
}
@@ -3047,7 +3074,7 @@ static inline uint32_t hq_index(uint32_t offset)
=20
#ifdef RTE_LIBRTE_BBDEV_DEBUG
/* Validate op structure */
- if (validate_ldpc_dec_op(op) =3D=3D -1) {
+ if (validate_ldpc_dec_op(op, q) =3D=3D -1) {
rte_bbdev_log(ERR, "LDPC decoder validation failed");
return -EINVAL;
}
@@ -3151,7 +3178,7 @@ static inline uint32_t hq_index(uint32_t offset)
=20
#ifdef RTE_LIBRTE_BBDEV_DEBUG
/* Validate op structure */
- if (validate_ldpc_dec_op(op) =3D=3D -1) {
+ if (validate_ldpc_dec_op(op, q) =3D=3D -1) {
rte_bbdev_log(ERR, "LDPC decoder validation failed");
return -EINVAL;
}
@@ -3241,7 +3268,7 @@ static inline uint32_t hq_index(uint32_t offset)
=20
#ifdef RTE_LIBRTE_BBDEV_DEBUG
/* Validate op structure */
- if (validate_dec_op(op) =3D=3D -1) {
+ if (validate_dec_op(op, q) =3D=3D -1) {
rte_bbdev_log(ERR, "Turbo decoder validation failed");
return -EINVAL;
}
--
1.8.3.1