From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 6BF5DA0C4B; Fri, 20 Aug 2021 09:34:08 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 02C0641139; Fri, 20 Aug 2021 09:34:08 +0200 (CEST) Received: from mga04.intel.com (mga04.intel.com [192.55.52.120]) by mails.dpdk.org (Postfix) with ESMTP id 095794013F for ; Fri, 20 Aug 2021 09:34:05 +0200 (CEST) X-IronPort-AV: E=McAfee;i="6200,9189,10081"; a="214886162" X-IronPort-AV: E=Sophos;i="5.84,336,1620716400"; d="scan'208";a="214886162" Received: from fmsmga007.fm.intel.com ([10.253.24.52]) by fmsmga104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 20 Aug 2021 00:33:47 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.84,336,1620716400"; d="scan'208";a="452555758" Received: from fmsmsx606.amr.corp.intel.com ([10.18.126.86]) by fmsmga007.fm.intel.com with ESMTP; 20 Aug 2021 00:33:47 -0700 Received: from fmsmsx601.amr.corp.intel.com (10.18.126.81) by fmsmsx606.amr.corp.intel.com (10.18.126.86) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.10; Fri, 20 Aug 2021 00:33:46 -0700 Received: from fmsedg602.ED.cps.intel.com (10.1.192.136) by fmsmsx601.amr.corp.intel.com (10.18.126.81) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.10 via Frontend Transport; Fri, 20 Aug 2021 00:33:46 -0700 Received: from NAM11-CO1-obe.outbound.protection.outlook.com (104.47.56.176) by edgegateway.intel.com (192.55.55.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2242.10; Fri, 20 Aug 2021 00:33:46 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=GhtzOFTDlAGcdG71HD1Hsm+rQtd/t2fyLbUEQmQ8pftUqgZ6LJNYtEkmRV4wgOg7u7KhIBgddZy4zt/WwgnjRAVzy9cpgwq8MYvjA6VH4SVxrcd6CTtHnBBdOtsDVt/lgW/NmWupDbYZw1P0AydxhqnVZiwj/zX8oaK5CGJD+nvfb5NXCJHl0aTj12dfTsNSFatZHRVxNp/mAH2sZufj+SwOXGCYSTjX30SK8ZI4FDX4YPa8wnDCGyyh20ZxS8MnzfMwSfVNz6a0JVuKw2eyZQa0Dn/85tnekduM00rG5eZIx4uGpnFV8SbgX1An8mJSt7Z6LvRvIz1hDbM9TEp4+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=+Kt+DCZyRwvNpYQRy/TKWJF30RN/n5FC+t6BV3lXS/Q=; b=KzzzsPJXWAOxQsEBx7IPug2nBIr3nDntjakjeYvW86ECM++UIMlsio4tRFAdy7syZVxRsFUI1oor3l50+kbNlP+xJfACexq3QrGNu8CgFFEIEjEF5sB4/zAdMwfoKYn52QecCIvdKD5peK01lJ0E7zG7SyaAGdkOGHbNe6c5/E0jpjIcB4h339azLcOTlRSulXrFPRZNzJYmU8wmXWpTeKnJkozObAi2DOhOpP2UeTozQz5VRaOdT84jngC86JNlr+M5AOMdawsmeg6kmaWUsjgXW07HaUH9UfMzYIc5CUfWh5z0bVfCRCQn4KMXAwO72oJOr6jsFXknA/WEPfRNug== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=+Kt+DCZyRwvNpYQRy/TKWJF30RN/n5FC+t6BV3lXS/Q=; b=VC5qb1Wopt2aFYElC5fQsCK5CPpEH6HXHG0LyHuYscFlxFAn5tn+BvmKD66nkZA/UMbIZn5WFDLXBaLZtHP56l+u4Lu1j4E0mRjASZ6qLL9D4vxcTpG6GPPimsQPVhRnBKzCRhXgRGdJcj3dN3f1acH7IP9ffYS5LmMdlqz/u1Q= Received: from DM6PR11MB3868.namprd11.prod.outlook.com (2603:10b6:5:19f::13) by DM5PR11MB2009.namprd11.prod.outlook.com (2603:10b6:3:15::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4436.19; Fri, 20 Aug 2021 07:33:43 +0000 Received: from DM6PR11MB3868.namprd11.prod.outlook.com ([fe80::88ca:e45a:5a18:514b]) by DM6PR11MB3868.namprd11.prod.outlook.com ([fe80::88ca:e45a:5a18:514b%5]) with mapi id 15.20.4436.021; Fri, 20 Aug 2021 07:33:43 +0000 From: "Naga Harish K, S V" To: "Jayatheerthan, Jay" , "pbhagavatula@marvell.com" , "jerinj@marvell.com" , Ray Kinsella , Shijith Thotton CC: "dev@dpdk.org" Thread-Topic: [dpdk-dev] [PATCH v13] eventdev: simplify Rx adapter event vector config Thread-Index: AQHXk/5bGCNgR/SsJ0qE0bdAJyqCnKt47EhQgAMO6RA= Date: Fri, 20 Aug 2021 07:33:42 +0000 Message-ID: References: <20210818045914.1504-1-pbhagavatula@marvell.com> <20210818065728.1877-1-pbhagavatula@marvell.com> In-Reply-To: Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-reaction: no-action dlp-version: 11.6.200.16 authentication-results: intel.com; dkim=none (message not signed) header.d=none;intel.com; dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 001cda98-2aee-4d18-c499-08d963acd6a0 x-ms-traffictypediagnostic: DM5PR11MB2009: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:3173; x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: ZVO4c56qJvsacmciIO+zLtJNsaDwxBUXUJbo55dhpqYJgdP52dILKb9zl0SIHGtUhere8CMnD1u2Xvsb0N1iTrmeJlTdqPW+jFKA6b2NJyGkciD2o22P2l89hXxBzdDOI+apYEEQHLs3fl1zeNtWrKIgB995WkcJwY6ekFZcBERQvH1xSjnCZ5zWXFLtCDyHjdJcJH8zPujgYe8mvkmsjQAPFVdoI4BwiT7tsNUnaw6+WAtmMmMkbk6j3KNqdrkIlWGmMv19iZPYwm0xgVqdzx3oZm5JPKrpOxgp/fz968xhTS4aN4qspCLzeMkb58Z45qgyyNjMzcG1uH7/U04t6EvRWdUAKIZc+fHUs/1XX8EKzw+ydDm/f1Wu+ymt1DDWXoZnzQZ66OyPGUg/u+3cEt//Vq/pL/QqYLDBP9ZPObjvWnveBIk9PcMkWjPBjIjUFPNJGFt4wIC4sb/GuRlZSgmuQsSk2cH9dfZZMo8kRIxSk1yeVfcZanKqp/9LBx2jSD5JAORNM0OmtiqXd7AHuzchwsIeO7Q/BUAExD9fVSrpRiXpj/pQPGCCj1codUNQ4cDKcypQiCfbjhzxCuC4pmhpjDs2fUhnk3zpiDX3wQmJP5bt3ZLN/F9YgFMYZz+KVTBwUFPLD5c8K+sQt/oeoGFcfHT4gFjeEUENkjnW7xy3afExQcaO8rISLFtTFImT/dCpPtUVPN8URe8WeRkOVw== x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DM6PR11MB3868.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39860400002)(376002)(136003)(346002)(366004)(396003)(7696005)(5660300002)(122000001)(38100700002)(86362001)(76116006)(83380400001)(8936002)(66946007)(8676002)(66476007)(55236004)(316002)(52536014)(53546011)(6506007)(33656002)(66556008)(64756008)(66446008)(26005)(186003)(9686003)(4326008)(30864003)(478600001)(71200400001)(38070700005)(110136005)(55016002)(2906002)(579004)(559001); DIR:OUT; SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?F7rlVHW1gQRZtTR8rt80e1KWOwtkKMhtKpiBq1mECncz1VSM0Z8MvDzRZewG?= =?us-ascii?Q?2BgycPPZ56Ezf4CSqpf58BCkRtyrUtkzmYNVcR/FnQl5DgBGuclYatsNdWZv?= =?us-ascii?Q?bwy4pD9BUE2UP1NSyEY+y4gEwqhLO7nbo46u4cFP08C/3tNS9fwp2eROC7MQ?= =?us-ascii?Q?KnwKoJ1jwXQXHmDttZhDXXH9wvNZOANRlvHXbDXTk0jpE9dq6b0T93UI5mb6?= =?us-ascii?Q?XT48LhMHhLEVlHezFgxHItG1PrWIr02nibJkF7nhZHS3YzOkqu5rU7oRYByl?= =?us-ascii?Q?Uk/pbv9NnXtA5wdd/NyXaZtIHaGuFXBtkzlFnBYZX3NgW1akMA8mxuZhPh35?= =?us-ascii?Q?qaDnyCFKm1FX5vKbtH9uMo8uqtIrJMU29hgnZ3VHOVh042xJc5UNAwJI2L3I?= =?us-ascii?Q?Qn9wXVUyY1FL3A8DBSeagXhVvRyvutOa6+v2TIrdMUl6DQrN9fcv+uMp9n3v?= =?us-ascii?Q?GRHRfRw98tDvXspdKNRuDgACn1zbsjwyULZaQWuomeKjgiCWzZSe1lwmlm5Y?= =?us-ascii?Q?KyNs//0S+SsB83N9VOFZ+cj53gItSt2cLP6AYOcrH6q86uQbogniTGVpd7jP?= =?us-ascii?Q?Jhp+u0yt6H+ye7NRtM3vWzVU5dAcBqZWrdDUOKYRWaWxhJ3oIxOUdu2kofxe?= =?us-ascii?Q?XW33zenKYJ/t+Nt8VHdz7/oH7pQVx3SkoI+HDcfQGJFco7Xw/IDWB60dPKT/?= =?us-ascii?Q?57HKGY+NKSE9DJ/zQJoEp4t9pzse6ZRuDu9SWxEOAgmdusiUR36P4EEXuDeB?= =?us-ascii?Q?WtwackkafDzwabv7GdCXYiXsce/5etmt4a+ceQayx9UkPovhtuU/SFDmF0Oa?= =?us-ascii?Q?b0gc9WiEZmYI6WSk94r2cGQtrvf7Egk9xzEv7iLMSV9nKR88WdXYyrjCnjLt?= =?us-ascii?Q?iuqppdb5gcUcVeryYScJe+Vmy6K9B43G0gwYVOZVHrSWPbKXgNyIKHWLrU1T?= =?us-ascii?Q?LwNRuZh3W1PAZ2aio0/vc7ieIBq/hvFu4+wWoJ1lfNgNsVCgztzn9MV1ndQx?= =?us-ascii?Q?+p4WG70O2OvuUxAU6smY8k56NtrOKTNiSiwMZWYvis0YAipSHnfg+i+dN/KL?= =?us-ascii?Q?RlqJgjDb6FnV0cEQuO/PjKDyyzu5f0n4wBpswBmmP04dsVN+m+ItEIPv2fdM?= =?us-ascii?Q?9Lk1x6vxJgIQ7jcLUm1WOob+Q16031Z6SvdCI3MtVfTQC7YwGwwQWqDXh/a9?= =?us-ascii?Q?mNRR4NSFI980x4cKhcsRzdwsJBIu9jcqcuEXi/nICoseoF7MxBJH5hN3YgeO?= =?us-ascii?Q?c31/TiqALtmh7UURYKFib7Trpf5f4zIBmyYStVc4RAieWQGSRTEPueyK/am0?= =?us-ascii?Q?HXc=3D?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: DM6PR11MB3868.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 001cda98-2aee-4d18-c499-08d963acd6a0 X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Aug 2021 07:33:43.0613 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: kkiLQPFHhYt5CQao3Utz69CUK9+Ry92QB0YBIHrCm2ruc1eUjuLPUk6LZNkburK7lm/WEpSpvRyuBNHLofV+O7vxY4qZfdCWqi5Rf/FgIbk= X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR11MB2009 X-OriginatorOrg: intel.com Subject: Re: [dpdk-dev] [PATCH v13] eventdev: simplify Rx adapter event vector config X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" -----Original Message----- From: Jayatheerthan, Jay =20 Sent: Wednesday, August 18, 2021 1:53 PM To: pbhagavatula@marvell.com; jerinj@marvell.com; Ray Kinsella ; Shijith Thotton ; Naga Harish K, S V Cc: dev@dpdk.org Subject: RE: [dpdk-dev] [PATCH v13] eventdev: simplify Rx adapter event vec= tor config HI Harish, Could you review this patch ? -Jay > -----Original Message----- > From: pbhagavatula@marvell.com > Sent: Wednesday, August 18, 2021 12:27 PM > To: jerinj@marvell.com; Ray Kinsella ; Pavan Nikhilesh=20 > ; Shijith Thotton ;=20 > Jayatheerthan, Jay > Cc: dev@dpdk.org > Subject: [dpdk-dev] [PATCH v13] eventdev: simplify Rx adapter event=20 > vector config >=20 > From: Pavan Nikhilesh >=20 > Include vector configuration into the structure=20 > ``rte_event_eth_rx_adapter_queue_conf`` that is used to configure Rx=20 > adapter ethernet device Rx queue parameters. > This simplifies event vector configuration as it avoids splitting=20 > configuration per Rx queue. >=20 > Signed-off-by: Pavan Nikhilesh > Acked-by: Jay Jayatheerthan > --- > v13 Changes: > - Fix cnxk driver compilation. > v12 Changes: > - Remove deprication notice. > - Remove unnecessary change Id. >=20 > app/test-eventdev/test_pipeline_common.c | 16 +- > doc/guides/rel_notes/deprecation.rst | 9 -- > drivers/event/cnxk/cn10k_eventdev.c | 77 ---------- > drivers/event/cnxk/cnxk_eventdev_adptr.c | 41 ++++++ > lib/eventdev/eventdev_pmd.h | 29 ---- > lib/eventdev/rte_event_eth_rx_adapter.c | 179=20 > ++++++++--------------- lib/eventdev/rte_event_eth_rx_adapter.h | 30 -= --- > lib/eventdev/version.map | 1 - > 8 files changed, 104 insertions(+), 278 deletions(-) >=20 > diff --git a/app/test-eventdev/test_pipeline_common.c=20 > b/app/test-eventdev/test_pipeline_common.c > index 6ee530d4cd..2697547641 100644 > --- a/app/test-eventdev/test_pipeline_common.c > +++ b/app/test-eventdev/test_pipeline_common.c > @@ -332,7 +332,6 @@ pipeline_event_rx_adapter_setup(struct evt_options *o= pt, uint8_t stride, > uint16_t prod; > struct rte_mempool *vector_pool =3D NULL; > struct rte_event_eth_rx_adapter_queue_conf queue_conf; > - struct rte_event_eth_rx_adapter_event_vector_config vec_conf; >=20 > memset(&queue_conf, 0, > sizeof(struct rte_event_eth_rx_adapter_queue_conf)); > @@ -398,8 +397,12 @@ pipeline_event_rx_adapter_setup(struct evt_options *= opt, uint8_t stride, > } >=20 > if (cap & RTE_EVENT_ETH_RX_ADAPTER_CAP_EVENT_VECTOR) { > + queue_conf.vector_sz =3D opt->vector_size; > + queue_conf.vector_timeout_ns =3D > + opt->vector_tmo_nsec; > queue_conf.rx_queue_flags |=3D > RTE_EVENT_ETH_RX_ADAPTER_QUEUE_EVENT_VECTOR; > + queue_conf.vector_mp =3D vector_pool; > } else { > evt_err("Rx adapter doesn't support event vector"); > return -EINVAL; > @@ -419,17 +422,6 @@ pipeline_event_rx_adapter_setup(struct evt_options *= opt, uint8_t stride, > return ret; > } >=20 > - if (opt->ena_vector) { > - vec_conf.vector_sz =3D opt->vector_size; > - vec_conf.vector_timeout_ns =3D opt->vector_tmo_nsec; > - vec_conf.vector_mp =3D vector_pool; > - if (rte_event_eth_rx_adapter_queue_event_vector_config( > - prod, prod, -1, &vec_conf) < 0) { > - evt_err("Failed to configure event vectorization for Rx adapter"); > - return -EINVAL; > - } > - } > - > if (!(cap & RTE_EVENT_ETH_RX_ADAPTER_CAP_INTERNAL_PORT)) { > uint32_t service_id =3D -1U; >=20 > diff --git a/doc/guides/rel_notes/deprecation.rst=20 > b/doc/guides/rel_notes/deprecation.rst > index 76a4abfd6b..2c37d7222c 100644 > --- a/doc/guides/rel_notes/deprecation.rst > +++ b/doc/guides/rel_notes/deprecation.rst > @@ -257,15 +257,6 @@ Deprecation Notices > An 8-byte reserved field will be added to the structure ``rte_event_ti= mer`` to > support future extensions. >=20 > -* eventdev: The structure ``rte_event_eth_rx_adapter_queue_conf``=20 > will be > - extended to include=20 > ``rte_event_eth_rx_adapter_event_vector_config`` elements > - and the function=20 > ``rte_event_eth_rx_adapter_queue_event_vector_config`` will > - be removed in DPDK 21.11. > - > - An application can enable event vectorization by passing the=20 > desired vector > - values to the function ``rte_event_eth_rx_adapter_queue_add`` using > - the structure ``rte_event_eth_rx_adapter_queue_add``. > - The above paragraph on how to enable Rx adapter vectorization may need to b= e=20 added in rx adapter documentation with correct structure name. > * eventdev: Reserved bytes of ``rte_event_crypto_request`` is a space ho= lder > for ``response_info``. Both should be decoupled for better clarity. > New space for ``response_info`` can be made by changing diff --git=20 > a/drivers/event/cnxk/cn10k_eventdev.c=20 > b/drivers/event/cnxk/cn10k_eventdev.c > index 6f37c5bd23..160192bb27 100644 > --- a/drivers/event/cnxk/cn10k_eventdev.c > +++ b/drivers/event/cnxk/cn10k_eventdev.c > @@ -696,81 +696,6 @@ cn10k_sso_rx_adapter_vector_limits( > return 0; > } >=20 > -static int > -cnxk_sso_rx_adapter_vwqe_enable(struct cnxk_eth_dev *cnxk_eth_dev, > - uint16_t port_id, uint16_t rq_id, uint16_t sz, > - uint64_t tmo_ns, struct rte_mempool *vmp) > -{ > - struct roc_nix_rq *rq; > - > - rq =3D &cnxk_eth_dev->rqs[rq_id]; > - > - if (!rq->sso_ena) > - return -EINVAL; > - if (rq->flow_tag_width =3D=3D 0) > - return -EINVAL; > - > - rq->vwqe_ena =3D 1; > - rq->vwqe_first_skip =3D 0; > - rq->vwqe_aura_handle =3D roc_npa_aura_handle_to_aura(vmp->pool_id); > - rq->vwqe_max_sz_exp =3D rte_log2_u32(sz); > - rq->vwqe_wait_tmo =3D > - tmo_ns / > - ((roc_nix_get_vwqe_interval(&cnxk_eth_dev->nix) + 1) * 100); > - rq->tag_mask =3D (port_id & 0xF) << 20; > - rq->tag_mask |=3D > - (((port_id >> 4) & 0xF) | (RTE_EVENT_TYPE_ETHDEV_VECTOR << 4)) > - << 24; > - > - return roc_nix_rq_modify(&cnxk_eth_dev->nix, rq, 0); > -} > - > -static int > -cn10k_sso_rx_adapter_vector_config( > - const struct rte_eventdev *event_dev, const struct rte_eth_dev *eth_dev= , > - int32_t rx_queue_id, > - const struct rte_event_eth_rx_adapter_event_vector_config *config) > -{ > - struct cnxk_eth_dev *cnxk_eth_dev; > - struct cnxk_sso_evdev *dev; > - int i, rc; > - > - rc =3D strncmp(eth_dev->device->driver->name, "net_cn10k", 8); > - if (rc) > - return -EINVAL; > - > - dev =3D cnxk_sso_pmd_priv(event_dev); > - cnxk_eth_dev =3D cnxk_eth_pmd_priv(eth_dev); > - if (rx_queue_id < 0) { > - for (i =3D 0; i < eth_dev->data->nb_rx_queues; i++) { > - cnxk_sso_updt_xae_cnt(dev, config->vector_mp, > - RTE_EVENT_TYPE_ETHDEV_VECTOR); > - rc =3D cnxk_sso_xae_reconfigure( > - (struct rte_eventdev *)(uintptr_t)event_dev); > - rc =3D cnxk_sso_rx_adapter_vwqe_enable( > - cnxk_eth_dev, eth_dev->data->port_id, i, > - config->vector_sz, config->vector_timeout_ns, > - config->vector_mp); > - if (rc) > - return -EINVAL; > - } > - } else { > - > - cnxk_sso_updt_xae_cnt(dev, config->vector_mp, > - RTE_EVENT_TYPE_ETHDEV_VECTOR); > - rc =3D cnxk_sso_xae_reconfigure( > - (struct rte_eventdev *)(uintptr_t)event_dev); > - rc =3D cnxk_sso_rx_adapter_vwqe_enable( > - cnxk_eth_dev, eth_dev->data->port_id, rx_queue_id, > - config->vector_sz, config->vector_timeout_ns, > - config->vector_mp); > - if (rc) > - return -EINVAL; > - } > - > - return 0; > -} > - > static int > cn10k_sso_tx_adapter_caps_get(const struct rte_eventdev *dev, > const struct rte_eth_dev *eth_dev, uint32_t *caps) @@ -841,8=20 > +766,6 @@ static struct rte_eventdev_ops cn10k_sso_dev_ops =3D { > .eth_rx_adapter_stop =3D cnxk_sso_rx_adapter_stop, >=20 > .eth_rx_adapter_vector_limits_get =3D cn10k_sso_rx_adapter_vector_limit= s, > - .eth_rx_adapter_event_vector_config =3D > - cn10k_sso_rx_adapter_vector_config, >=20 > .eth_tx_adapter_caps_get =3D cn10k_sso_tx_adapter_caps_get, > .eth_tx_adapter_queue_add =3D cn10k_sso_tx_adapter_queue_add, diff=20 > --git a/drivers/event/cnxk/cnxk_eventdev_adptr.c=20 > b/drivers/event/cnxk/cnxk_eventdev_adptr.c > index baf2f2aa6b..80f5602286 100644 > --- a/drivers/event/cnxk/cnxk_eventdev_adptr.c > +++ b/drivers/event/cnxk/cnxk_eventdev_adptr.c > @@ -156,6 +156,35 @@ cnxk_sso_rxq_disable(struct cnxk_eth_dev *cnxk_eth_d= ev, uint16_t rq_id) > return roc_nix_rq_modify(&cnxk_eth_dev->nix, rq, 0); } >=20 > +static int > +cnxk_sso_rx_adapter_vwqe_enable(struct cnxk_eth_dev *cnxk_eth_dev, > + uint16_t port_id, uint16_t rq_id, uint16_t sz, > + uint64_t tmo_ns, struct rte_mempool *vmp) { > + struct roc_nix_rq *rq; > + > + rq =3D &cnxk_eth_dev->rqs[rq_id]; > + > + if (!rq->sso_ena) > + return -EINVAL; > + if (rq->flow_tag_width =3D=3D 0) > + return -EINVAL; > + > + rq->vwqe_ena =3D 1; > + rq->vwqe_first_skip =3D 0; > + rq->vwqe_aura_handle =3D roc_npa_aura_handle_to_aura(vmp->pool_id); > + rq->vwqe_max_sz_exp =3D rte_log2_u32(sz); > + rq->vwqe_wait_tmo =3D > + tmo_ns / > + ((roc_nix_get_vwqe_interval(&cnxk_eth_dev->nix) + 1) * 100); > + rq->tag_mask =3D (port_id & 0xF) << 20; > + rq->tag_mask |=3D > + (((port_id >> 4) & 0xF) | (RTE_EVENT_TYPE_ETHDEV_VECTOR << 4)) > + << 24; > + > + return roc_nix_rq_modify(&cnxk_eth_dev->nix, rq, 0); } > + > int > cnxk_sso_rx_adapter_queue_add( > const struct rte_eventdev *event_dev, const struct rte_eth_dev=20 > *eth_dev, @@ -183,6 +212,18 @@ cnxk_sso_rx_adapter_queue_add( > &queue_conf->ev, > !!(queue_conf->rx_queue_flags & > RTE_EVENT_ETH_RX_ADAPTER_CAP_OVERRIDE_FLOW_ID)); > + if (queue_conf->rx_queue_flags & > + RTE_EVENT_ETH_RX_ADAPTER_QUEUE_EVENT_VECTOR) { > + cnxk_sso_updt_xae_cnt(dev, queue_conf->vector_mp, > + RTE_EVENT_TYPE_ETHDEV_VECTOR); > + rc |=3D cnxk_sso_xae_reconfigure( > + (struct rte_eventdev *)(uintptr_t)event_dev); > + rc |=3D cnxk_sso_rx_adapter_vwqe_enable( > + cnxk_eth_dev, port, rx_queue_id, > + queue_conf->vector_sz, > + queue_conf->vector_timeout_ns, > + queue_conf->vector_mp); > + } > rox_nix_fc_npa_bp_cfg(&cnxk_eth_dev->nix, > rxq_sp->qconf.mp->pool_id, true, > dev->force_ena_bp); > diff --git a/lib/eventdev/eventdev_pmd.h b/lib/eventdev/eventdev_pmd.h=20 > index 0f724ac85d..63b3bc4b51 100644 > --- a/lib/eventdev/eventdev_pmd.h > +++ b/lib/eventdev/eventdev_pmd.h > @@ -667,32 +667,6 @@ typedef int (*eventdev_eth_rx_adapter_vector_limits_= get_t)( > const struct rte_eventdev *dev, const struct rte_eth_dev *eth_dev, > struct rte_event_eth_rx_adapter_vector_limits *limits); >=20 > -struct rte_event_eth_rx_adapter_event_vector_config; > -/** > - * Enable event vector on an given Rx queue of a ethernet devices=20 > belonging to > - * the Rx adapter. > - * > - * @param dev > - * Event device pointer > - * > - * @param eth_dev > - * Ethernet device pointer > - * > - * @param rx_queue_id > - * The Rx queue identifier > - * > - * @param config > - * Pointer to the event vector configuration structure. > - * > - * @return > - * - 0: Success. > - * - <0: Error code returned by the driver function. > - */ > -typedef int (*eventdev_eth_rx_adapter_event_vector_config_t)( > - const struct rte_eventdev *dev, const struct rte_eth_dev *eth_dev, > - int32_t rx_queue_id, > - const struct rte_event_eth_rx_adapter_event_vector_config *config); > - > typedef uint32_t rte_event_pmd_selftest_seqn_t; extern int=20 > rte_event_pmd_selftest_seqn_dynfield_offset; >=20 > @@ -1118,9 +1092,6 @@ struct rte_eventdev_ops { > eventdev_eth_rx_adapter_vector_limits_get_t > eth_rx_adapter_vector_limits_get; > /**< Get event vector limits for the Rx adapter */ > - eventdev_eth_rx_adapter_event_vector_config_t > - eth_rx_adapter_event_vector_config; > - /**< Configure Rx adapter with event vector */ >=20 > eventdev_timer_adapter_caps_get_t timer_adapter_caps_get; > /**< Get timer adapter capabilities */ diff --git=20 > a/lib/eventdev/rte_event_eth_rx_adapter.c=20 > b/lib/eventdev/rte_event_eth_rx_adapter.c > index 13dfb28401..2b2dd688fc 100644 > --- a/lib/eventdev/rte_event_eth_rx_adapter.c > +++ b/lib/eventdev/rte_event_eth_rx_adapter.c > @@ -1895,6 +1895,24 @@ rxa_add_queue(struct rte_event_eth_rx_adapter *rx_= adapter, > } else > qi_ev->flow_id =3D 0; >=20 > + if (conf->rx_queue_flags & > + RTE_EVENT_ETH_RX_ADAPTER_QUEUE_EVENT_VECTOR) { > + queue_info->ena_vector =3D 1; > + qi_ev->event_type =3D RTE_EVENT_TYPE_ETH_RX_ADAPTER_VECTOR; > + rxa_set_vector_data(queue_info, conf->vector_sz, > + conf->vector_timeout_ns, conf->vector_mp, > + rx_queue_id, dev_info->dev->data->port_id); > + rx_adapter->ena_vector =3D 1; > + rx_adapter->vector_tmo_ticks =3D > + rx_adapter->vector_tmo_ticks ? > + RTE_MIN(queue_info->vector_data > + .vector_timeout_ticks >> > + 1, > + rx_adapter->vector_tmo_ticks) : > + queue_info->vector_data.vector_timeout_ticks >> > + 1; > + } > + > rxa_update_queue(rx_adapter, dev_info, rx_queue_id, 1); > if (rxa_polled_queue(dev_info, rx_queue_id)) { > rx_adapter->num_rx_polled +=3D !pollq; @@ -1920,42 +1938,6 @@=20 > rxa_add_queue(struct rte_event_eth_rx_adapter *rx_adapter, > } > } >=20 > -static void > -rxa_sw_event_vector_configure( > - struct rte_event_eth_rx_adapter *rx_adapter, uint16_t eth_dev_id, > - int rx_queue_id, > - const struct rte_event_eth_rx_adapter_event_vector_config *config) > -{ > - struct eth_device_info *dev_info =3D &rx_adapter->eth_devices[eth_dev_i= d]; > - struct eth_rx_queue_info *queue_info; > - struct rte_event *qi_ev; > - > - if (rx_queue_id =3D=3D -1) { > - uint16_t nb_rx_queues; > - uint16_t i; > - > - nb_rx_queues =3D dev_info->dev->data->nb_rx_queues; > - for (i =3D 0; i < nb_rx_queues; i++) > - rxa_sw_event_vector_configure(rx_adapter, eth_dev_id, i, > - config); > - return; > - } > - > - queue_info =3D &dev_info->rx_queue[rx_queue_id]; > - qi_ev =3D (struct rte_event *)&queue_info->event; > - queue_info->ena_vector =3D 1; > - qi_ev->event_type =3D RTE_EVENT_TYPE_ETH_RX_ADAPTER_VECTOR; > - rxa_set_vector_data(queue_info, config->vector_sz, > - config->vector_timeout_ns, config->vector_mp, > - rx_queue_id, dev_info->dev->data->port_id); > - rx_adapter->ena_vector =3D 1; > - rx_adapter->vector_tmo_ticks =3D > - rx_adapter->vector_tmo_ticks ? > - RTE_MIN(config->vector_timeout_ns >> 1, > - rx_adapter->vector_tmo_ticks) : > - config->vector_timeout_ns >> 1; > -} > - > static int rxa_sw_add(struct rte_event_eth_rx_adapter *rx_adapter, > uint16_t eth_dev_id, > int rx_queue_id, > @@ -2270,6 +2252,7 @@ rte_event_eth_rx_adapter_queue_add(uint8_t id, > struct rte_event_eth_rx_adapter *rx_adapter; > struct rte_eventdev *dev; > struct eth_device_info *dev_info; > + struct rte_event_eth_rx_adapter_vector_limits limits; >=20 > RTE_EVENT_ETH_RX_ADAPTER_ID_VALID_OR_ERR_RET(id, -EINVAL); > RTE_ETH_VALID_PORTID_OR_ERR_RET(eth_dev_id, -EINVAL); @@ -2297,13=20 > +2280,46 @@ rte_event_eth_rx_adapter_queue_add(uint8_t id, > return -EINVAL; > } >=20 > - if ((cap & RTE_EVENT_ETH_RX_ADAPTER_CAP_EVENT_VECTOR) =3D=3D 0 && > - (queue_conf->rx_queue_flags & > - RTE_EVENT_ETH_RX_ADAPTER_QUEUE_EVENT_VECTOR)) { > - RTE_EDEV_LOG_ERR("Event vectorization is not supported," > - " eth port: %" PRIu16 " adapter id: %" PRIu8, > - eth_dev_id, id); > - return -EINVAL; > + if (queue_conf->rx_queue_flags & > + RTE_EVENT_ETH_RX_ADAPTER_QUEUE_EVENT_VECTOR) { > + > + if ((cap & RTE_EVENT_ETH_RX_ADAPTER_CAP_EVENT_VECTOR) =3D=3D 0) { > + RTE_EDEV_LOG_ERR("Event vectorization is not supported," > + " eth port: %" PRIu16 > + " adapter id: %" PRIu8, > + eth_dev_id, id); > + return -EINVAL; > + } > + > + ret =3D rte_event_eth_rx_adapter_vector_limits_get( > + rx_adapter->eventdev_id, eth_dev_id, &limits); > + if (ret < 0) { > + RTE_EDEV_LOG_ERR("Failed to get event device vector limits," > + " eth port: %" PRIu16 > + " adapter id: %" PRIu8, > + eth_dev_id, id); > + return -EINVAL; > + } > + if (queue_conf->vector_sz < limits.min_sz || > + queue_conf->vector_sz > limits.max_sz || > + queue_conf->vector_timeout_ns < limits.min_timeout_ns || > + queue_conf->vector_timeout_ns > limits.max_timeout_ns || > + queue_conf->vector_mp =3D=3D NULL) { > + RTE_EDEV_LOG_ERR("Invalid event vector configuration," > + " eth port: %" PRIu16 > + " adapter id: %" PRIu8, > + eth_dev_id, id); > + return -EINVAL; > + } > + if (queue_conf->vector_mp->elt_size < > + (sizeof(struct rte_event_vector) + > + (sizeof(uintptr_t) * queue_conf->vector_sz))) { > + RTE_EDEV_LOG_ERR("Invalid event vector configuration," > + " eth port: %" PRIu16 > + " adapter id: %" PRIu8, > + eth_dev_id, id); > + return -EINVAL; > + } > } >=20 > if ((cap & RTE_EVENT_ETH_RX_ADAPTER_CAP_MULTI_EVENTQ) =3D=3D 0 && @@=20 > -2499,83 +2515,6 @@ rte_event_eth_rx_adapter_queue_del(uint8_t id, uint16= _t eth_dev_id, > return ret; > } >=20 > -int > -rte_event_eth_rx_adapter_queue_event_vector_config( > - uint8_t id, uint16_t eth_dev_id, int32_t rx_queue_id, > - struct rte_event_eth_rx_adapter_event_vector_config *config) > -{ > - struct rte_event_eth_rx_adapter_vector_limits limits; > - struct rte_event_eth_rx_adapter *rx_adapter; > - struct rte_eventdev *dev; > - uint32_t cap; > - int ret; > - > - RTE_EVENT_ETH_RX_ADAPTER_ID_VALID_OR_ERR_RET(id, -EINVAL); > - RTE_ETH_VALID_PORTID_OR_ERR_RET(eth_dev_id, -EINVAL); > - > - rx_adapter =3D rxa_id_to_adapter(id); > - if ((rx_adapter =3D=3D NULL) || (config =3D=3D NULL)) > - return -EINVAL; > - > - dev =3D &rte_eventdevs[rx_adapter->eventdev_id]; > - ret =3D rte_event_eth_rx_adapter_caps_get(rx_adapter->eventdev_id, > - eth_dev_id, &cap); > - if (ret) { > - RTE_EDEV_LOG_ERR("Failed to get adapter caps edev %" PRIu8 > - "eth port %" PRIu16, > - id, eth_dev_id); > - return ret; > - } > - > - if (!(cap & RTE_EVENT_ETH_RX_ADAPTER_CAP_EVENT_VECTOR)) { > - RTE_EDEV_LOG_ERR("Event vectorization is not supported," > - " eth port: %" PRIu16 " adapter id: %" PRIu8, > - eth_dev_id, id); > - return -EINVAL; > - } > - > - ret =3D rte_event_eth_rx_adapter_vector_limits_get( > - rx_adapter->eventdev_id, eth_dev_id, &limits); > - if (ret) { > - RTE_EDEV_LOG_ERR("Failed to get vector limits edev %" PRIu8 > - "eth port %" PRIu16, > - rx_adapter->eventdev_id, eth_dev_id); > - return ret; > - } > - > - if (config->vector_sz < limits.min_sz || > - config->vector_sz > limits.max_sz || > - config->vector_timeout_ns < limits.min_timeout_ns || > - config->vector_timeout_ns > limits.max_timeout_ns || > - config->vector_mp =3D=3D NULL) { > - RTE_EDEV_LOG_ERR("Invalid event vector configuration," > - " eth port: %" PRIu16 " adapter id: %" PRIu8, > - eth_dev_id, id); > - return -EINVAL; > - } > - if (config->vector_mp->elt_size < > - (sizeof(struct rte_event_vector) + > - (sizeof(uintptr_t) * config->vector_sz))) { > - RTE_EDEV_LOG_ERR("Invalid event vector configuration," > - " eth port: %" PRIu16 " adapter id: %" PRIu8, > - eth_dev_id, id); > - return -EINVAL; > - } > - > - if (cap & RTE_EVENT_ETH_RX_ADAPTER_CAP_INTERNAL_PORT) { > - RTE_FUNC_PTR_OR_ERR_RET( > - *dev->dev_ops->eth_rx_adapter_event_vector_config, > - -ENOTSUP); > - ret =3D dev->dev_ops->eth_rx_adapter_event_vector_config( > - dev, &rte_eth_devices[eth_dev_id], rx_queue_id, config); > - } else { > - rxa_sw_event_vector_configure(rx_adapter, eth_dev_id, > - rx_queue_id, config); > - } > - > - return ret; > -} > - > int > rte_event_eth_rx_adapter_vector_limits_get( > uint8_t dev_id, uint16_t eth_port_id, diff --git=20 > a/lib/eventdev/rte_event_eth_rx_adapter.h=20 > b/lib/eventdev/rte_event_eth_rx_adapter.h > index 182dd2e5dd..3f8b362295 100644 > --- a/lib/eventdev/rte_event_eth_rx_adapter.h > +++ b/lib/eventdev/rte_event_eth_rx_adapter.h > @@ -171,9 +171,6 @@ struct rte_event_eth_rx_adapter_queue_conf { > * The event adapter sets ev.event_type to RTE_EVENT_TYPE_ETHDEV in the > * enqueued event. > */ > -}; > - > -struct rte_event_eth_rx_adapter_event_vector_config { > uint16_t vector_sz; > /**< > * Indicates the maximum number for mbufs to combine and form a vector. > @@ -548,33 +545,6 @@ int rte_event_eth_rx_adapter_vector_limits_get( > uint8_t dev_id, uint16_t eth_port_id, > struct rte_event_eth_rx_adapter_vector_limits *limits); >=20 > -/** > - * Configure event vectorization for a given ethernet device queue,=20 > that has > - * been added to a event eth Rx adapter. > - * > - * @param id > - * The identifier of the ethernet Rx event adapter. > - * > - * @param eth_dev_id > - * The identifier of the ethernet device. > - * > - * @param rx_queue_id > - * Ethernet device receive queue index. > - * If rx_queue_id is -1, then all Rx queues configured for the=20 > ethernet device > - * are configured with event vectorization. > - * > - * @param config > - * Event vector configuration structure. > - * > - * @return > - * - 0: Success, Receive queue configured correctly. > - * - <0: Error code on failure. > - */ > -__rte_experimental > -int rte_event_eth_rx_adapter_queue_event_vector_config( > - uint8_t id, uint16_t eth_dev_id, int32_t rx_queue_id, > - struct rte_event_eth_rx_adapter_event_vector_config *config); > - > #ifdef __cplusplus > } > #endif > diff --git a/lib/eventdev/version.map b/lib/eventdev/version.map index=20 > 88625621ec..cd86d2d908 100644 > --- a/lib/eventdev/version.map > +++ b/lib/eventdev/version.map > @@ -142,7 +142,6 @@ EXPERIMENTAL { > #added in 21.05 > rte_event_vector_pool_create; > rte_event_eth_rx_adapter_vector_limits_get; > - rte_event_eth_rx_adapter_queue_event_vector_config; > __rte_eventdev_trace_crypto_adapter_enqueue; > }; >=20 > -- > 2.17.1