From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <pablo.de.lara.guarch@intel.com>
Received: from mga18.intel.com (mga18.intel.com [134.134.136.126])
 by dpdk.org (Postfix) with ESMTP id 063824CBB
 for <dev@dpdk.org>; Mon,  9 Jul 2018 16:28:12 +0200 (CEST)
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from orsmga001.jf.intel.com ([10.7.209.18])
 by orsmga106.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384;
 09 Jul 2018 07:28:12 -0700
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.51,330,1526367600"; d="scan'208";a="71222474"
Received: from irsmsx110.ger.corp.intel.com ([163.33.3.25])
 by orsmga001.jf.intel.com with ESMTP; 09 Jul 2018 07:28:10 -0700
Received: from irsmsx108.ger.corp.intel.com ([169.254.11.139]) by
 irsmsx110.ger.corp.intel.com ([169.254.15.152]) with mapi id 14.03.0319.002;
 Mon, 9 Jul 2018 15:28:09 +0100
From: "De Lara Guarch, Pablo" <pablo.de.lara.guarch@intel.com>
To: "Wang, Yipeng1" <yipeng1.wang@intel.com>
CC: "dev@dpdk.org" <dev@dpdk.org>, "Richardson, Bruce"
 <bruce.richardson@intel.com>, "honnappa.nagarahalli@arm.com"
 <honnappa.nagarahalli@arm.com>, "vguvva@caviumnetworks.com"
 <vguvva@caviumnetworks.com>, "brijesh.s.singh@gmail.com"
 <brijesh.s.singh@gmail.com>
Thread-Topic: [PATCH v3 5/8] hash: add read and write concurrency support
Thread-Index: AQHUFZ3JEcpZF0ZM2UuONe+mmT/w2qSG9j9w
Date: Mon, 9 Jul 2018 14:28:09 +0000
Message-ID: <E115CCD9D858EF4F90C690B0DCB4D8977F8E82F2@IRSMSX108.ger.corp.intel.com>
References: <1528455078-328182-1-git-send-email-yipeng1.wang@intel.com>
 <1530906406-289697-1-git-send-email-yipeng1.wang@intel.com>
 <1530906406-289697-6-git-send-email-yipeng1.wang@intel.com>
In-Reply-To: <1530906406-289697-6-git-send-email-yipeng1.wang@intel.com>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
x-titus-metadata-40: eyJDYXRlZ29yeUxhYmVscyI6IiIsIk1ldGFkYXRhIjp7Im5zIjoiaHR0cDpcL1wvd3d3LnRpdHVzLmNvbVwvbnNcL0ludGVsMyIsImlkIjoiNjEwMGQxMDQtYTkyYy00OWQwLTg2ZmItMWY2ZmQ4NWZiNWY1IiwicHJvcHMiOlt7Im4iOiJDVFBDbGFzc2lmaWNhdGlvbiIsInZhbHMiOlt7InZhbHVlIjoiQ1RQX05UIn1dfV19LCJTdWJqZWN0TGFiZWxzIjpbXSwiVE1DVmVyc2lvbiI6IjE3LjEwLjE4MDQuNDkiLCJUcnVzdGVkTGFiZWxIYXNoIjoiU0VadUtNVVV0Z1YxVWt6Y25mOUpOT3RzeksyWWkxcE5odlUyUEJlYVdiUUk2dkJUNWVGZ2hcL1wvb3lQUnk1ZXI4In0=
x-ctpclassification: CTP_NT
dlp-product: dlpe-windows
dlp-version: 11.0.200.100
dlp-reaction: no-action
x-originating-ip: [163.33.239.182]
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
Subject: Re: [dpdk-dev] [PATCH v3 5/8] hash: add read and write concurrency
	support
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
 <mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
 <mailto:dev-request@dpdk.org?subject=subscribe>
X-List-Received-Date: Mon, 09 Jul 2018 14:28:13 -0000



> -----Original Message-----
> From: Wang, Yipeng1
> Sent: Friday, July 6, 2018 8:47 PM
> To: De Lara Guarch, Pablo <pablo.de.lara.guarch@intel.com>
> Cc: dev@dpdk.org; Wang, Yipeng1 <yipeng1.wang@intel.com>; Richardson,
> Bruce <bruce.richardson@intel.com>; honnappa.nagarahalli@arm.com;
> vguvva@caviumnetworks.com; brijesh.s.singh@gmail.com
> Subject: [PATCH v3 5/8] hash: add read and write concurrency support
>=20
> The existing implementation of librte_hash does not support read-write
> concurrency. This commit implements read-write safety using rte_rwlock an=
d
> rte_rwlock TM version if hardware transactional memory is available.
>=20
> Both multi-writer and read-write concurrency is protected by rte_rwlock n=
ow.
> The x86 specific header file is removed since the x86 specific RTM functi=
on is not
> called directly by rte hash now.
>=20
> Signed-off-by: Yipeng Wang <yipeng1.wang@intel.com>

Acked-by: Pablo de Lara <pablo.de.lara.guarch@intel.com>