From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-db5eur01on0059.outbound.protection.outlook.com [104.47.2.59]) by dpdk.org (Postfix) with ESMTP id DE9771B29C for ; Mon, 30 Oct 2017 19:23:34 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Mellanox.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=46dwPtR2dv1a3zE2YtwJeLrOqzOuzI22+mh86e/WD60=; b=G7rMapMg0Lwwn0JsP5eEqsKvh8BPbRLZRsjCWey8T3tin8v13r/7CbDaUYdQI693ZiSUktvVJFtkKU6eMC61uFi8AQYDiqr+NOJNQb7f17JfdiMomGMu74cyLGlpxd+5CqwwfizYSSOhcuBEaBBnIwp9AxaH2tdyJekd1X8KHao= Received: from HE1PR0502MB3659.eurprd05.prod.outlook.com (10.167.127.17) by VI1PR05MB1262.eurprd05.prod.outlook.com (10.162.122.140) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.178.6; Mon, 30 Oct 2017 18:23:32 +0000 Received: from HE1PR0502MB3659.eurprd05.prod.outlook.com ([fe80::c524:908c:b99c:3f4b]) by HE1PR0502MB3659.eurprd05.prod.outlook.com ([fe80::c524:908c:b99c:3f4b%13]) with mapi id 15.20.0178.012; Mon, 30 Oct 2017 18:23:31 +0000 From: Matan Azrad To: Adrien Mazarguil CC: "dev@dpdk.org" , Ophir Munk Thread-Topic: [PATCH v3 5/7] net/mlx4: separate Tx segment cases Thread-Index: AQHTUYq6FE+aZ6F6zEK9nyfvoidXe6L8slPA Date: Mon, 30 Oct 2017 18:23:31 +0000 Message-ID: References: <1508768520-4810-1-git-send-email-ophirmu@mellanox.com> <1509358049-18854-1-git-send-email-matan@mellanox.com> <1509358049-18854-6-git-send-email-matan@mellanox.com> <20171030142344.GB26782@6wind.com> In-Reply-To: <20171030142344.GB26782@6wind.com> Accept-Language: en-US, he-IL Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: spf=none (sender IP is ) smtp.mailfrom=matan@mellanox.com; x-originating-ip: [85.64.136.190] x-ms-publictraffictype: Email x-microsoft-exchange-diagnostics: 1; VI1PR05MB1262; 6:hduNsc7qxcILngcLAl8npIcFJ0H4kjwgzcUfyMWlyiKVDQMLgb9/k0jw2oDCHlrZFVvua8WBVUmiJekW+q68N8ZhmhIOJ40S+lruGaaJLhbcdsPOaG7e6SowlljrmDnQ6kjzskSTm/uTup+OJlMbbX4Vs9aSFDEnplBH3XncLROGuiptvFSGatt5WX7i9Rw933U0xBLEDLrjtS+ys9MYtXVeXgJfrfiBujx7L77DdBS19ZQf5CrHFewoP9RTOUKgsrCnYpM2UowK9eQujJVnxiHA6dDK1ZPK3d4ved2gtL46xrWPTzS6ejVyaVHFcYFDXMrzpjLVrr2zFzcXLTnDfmi/3aQp1lrZTeShZ5gQUHs=; 5:zYS+y1j8+Hf7T8U8cEFUgmyMDf9RImwCo7i691TLdj52I06iI2KmurAbFJA++VJBw7iBNQxiTg5CletJ9niAj8wZrMlYni/HQIdgPl/LR+CY3H1q7onkKhv9aFsfDWJ+daT5wco6PbuaBMDhkb/mD5kwd3JzFvQT4Ru0P3NOaSM=; 24:A3t+ICfh4sBZ6DSY3xQnqg1iOWsv41rswoisiFqDBDG5Oxb3qLPLXTNlXJCycriwsWhe/NYKYHHkwIJ7Pn+BiF5zive6du6aSbvE+eIEIm0=; 7:b+ZhZxbLhGS3EWI3xSYYBn5zbLTEJsv4kggjOw+T2uRSAetWMBiHvSbhxFu8pcnngn/kCSYni1uZzMQ64VJaFfaZVeK+HUQRYa1vGSJp66+zXY0VQS1f5cbN6OJhgANbRnNksYtAkvxNQAB7Rr0ML4IUzHw1dBtvwP9dDht4urLFwP/IOBCJHT8cNqrR8QgzMfPS8gbJ/VCbmZfoMPl38+IdfOn8F8Jv6dCQtNvrXIV30RMjM0uClAeITNPiKnoP x-ms-exchange-antispam-srfa-diagnostics: SSOS; x-ms-office365-filtering-correlation-id: c3d9903c-bd31-4b43-8e20-08d51fc35351 x-ms-office365-filtering-ht: Tenant x-microsoft-antispam: UriScan:; BCL:0; PCL:0; RULEID:(22001)(48565401081)(4534020)(4602075)(2017052603238); SRVR:VI1PR05MB1262; x-ms-traffictypediagnostic: VI1PR05MB1262: x-ld-processed: a652971c-7d2e-4d9b-a6a4-d149256f461b,ExtAddr x-exchange-antispam-report-test: UriScan:(60795455431006); x-microsoft-antispam-prvs: x-exchange-antispam-report-cfa-test: BCL:0; PCL:0; RULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6040450)(2401047)(5005006)(8121501046)(3002001)(10201501046)(3231020)(93006095)(93001095)(100000703101)(100105400095)(6055026)(6041248)(201703131423075)(201702281528075)(201703061421075)(201703061406153)(20161123562025)(20161123558100)(20161123564025)(20161123555025)(20161123560025)(6072148)(201708071742011)(100000704101)(100105200095)(100000705101)(100105500095); SRVR:VI1PR05MB1262; BCL:0; PCL:0; RULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(100000804101)(100110200095)(100000805101)(100110500095); SRVR:VI1PR05MB1262; x-forefront-prvs: 0476D4AB88 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(979002)(6009001)(39860400002)(376002)(346002)(24454002)(199003)(13464003)(189002)(2906002)(3660700001)(3280700002)(7736002)(305945005)(478600001)(68736007)(66066001)(74316002)(6506006)(97736004)(86362001)(9686003)(107886003)(53936002)(6246003)(4326008)(6436002)(229853002)(2900100001)(5660300001)(6916009)(7696004)(55016002)(99286003)(2950100002)(101416001)(54356999)(50986999)(76176999)(102836003)(3846002)(6116002)(25786009)(53546010)(93886005)(5250100002)(189998001)(316002)(33656002)(8936002)(81166006)(81156014)(8676002)(54906003)(105586002)(14454004)(106356001)(969003)(989001)(999001)(1009001)(1019001); DIR:OUT; SFP:1101; SCL:1; SRVR:VI1PR05MB1262; H:HE1PR0502MB3659.eurprd05.prod.outlook.com; FPR:; SPF:None; PTR:InfoNoRecords; A:1; MX:1; LANG:en; received-spf: None (protection.outlook.com: mellanox.com does not designate permitted sender hosts) spamdiagnosticoutput: 1:99 spamdiagnosticmetadata: NSPM Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-OriginatorOrg: Mellanox.com X-MS-Exchange-CrossTenant-Network-Message-Id: c3d9903c-bd31-4b43-8e20-08d51fc35351 X-MS-Exchange-CrossTenant-originalarrivaltime: 30 Oct 2017 18:23:31.8324 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: a652971c-7d2e-4d9b-a6a4-d149256f461b X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR05MB1262 Subject: Re: [dpdk-dev] [PATCH v3 5/7] net/mlx4: separate Tx segment cases X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 30 Oct 2017 18:23:35 -0000 Hi Adrien > -----Original Message----- > From: Adrien Mazarguil [mailto:adrien.mazarguil@6wind.com] > Sent: Monday, October 30, 2017 4:24 PM > To: Matan Azrad > Cc: dev@dpdk.org; Ophir Munk > Subject: Re: [PATCH v3 5/7] net/mlx4: separate Tx segment cases >=20 > On Mon, Oct 30, 2017 at 10:07:27AM +0000, Matan Azrad wrote: > > Since single segment packets shouldn't use additional memory to save > > segments byte count we can prevent additional memory unnecessary > usage > > in this case; Prevent loop management. > > >=20 > Sorry for asking but I really don't understand the above, can you reformu= late > the problem addressed by this patch? >=20 What's about next? Optimize single segment case by processing it in different code which preve= nts checks and calculations relevant only to multi segment case.=20 > > Call a dedicated function for handling multi segments case. >=20 > This sentence is clearer, I'll base my review on what this patch does, no= t the > reasons behind it. >=20 > > Signed-off-by: Matan Azrad > > Signed-off-by: Ophir Munk > > --- > > drivers/net/mlx4/mlx4_rxtx.c | 247 > > +++++++++++++++++++++++++++---------------- > > 1 file changed, 158 insertions(+), 89 deletions(-) > > > > diff --git a/drivers/net/mlx4/mlx4_rxtx.c > > b/drivers/net/mlx4/mlx4_rxtx.c index 8ce70d6..8ea8851 100644 > > --- a/drivers/net/mlx4/mlx4_rxtx.c > > +++ b/drivers/net/mlx4/mlx4_rxtx.c > > @@ -62,6 +62,9 @@ > > #include "mlx4_rxtx.h" > > #include "mlx4_utils.h" > > > > +#define WQE_ONE_DATA_SEG_SIZE \ > > + (sizeof(struct mlx4_wqe_ctrl_seg) + sizeof(struct > > +mlx4_wqe_data_seg)) > > + > > /** > > * Pointer-value pair structure used in tx_post_send for saving the fi= rst > > * DWORD (32 byte) of a TXBB. > > @@ -140,22 +143,19 @@ struct pv { > > * @return > > * 0 on success, -1 on failure. > > */ > > -static int > > -mlx4_txq_complete(struct txq *txq) > > +static inline int >=20 > While likely harmless, I think the addition of this inline keyword is not= related > to this patch. >=20 Yes, you right, will be fixed in next version. > > +mlx4_txq_complete(struct txq *txq, const unsigned int elts_n, > > + struct mlx4_sq *sq) >=20 > Looks like an indentation issue, you should align it to the contents of t= he > opening "(" to match the coding style of this file. >=20 OK. > > { > > unsigned int elts_comp =3D txq->elts_comp; > > unsigned int elts_tail =3D txq->elts_tail; > > - const unsigned int elts_n =3D txq->elts_n; > > struct mlx4_cq *cq =3D &txq->mcq; > > - struct mlx4_sq *sq =3D &txq->msq; > > struct mlx4_cqe *cqe; > > uint32_t cons_index =3D cq->cons_index; > > uint16_t new_index; > > uint16_t nr_txbbs =3D 0; > > int pkts =3D 0; > > > > - if (unlikely(elts_comp =3D=3D 0)) > > - return 0; > > /* > > * Traverse over all CQ entries reported and handle each WQ entry > > * reported by them. > > @@ -238,6 +238,122 @@ struct pv { > > return buf->pool; > > } > > > > +static int handle_multi_segs(struct rte_mbuf *buf, > > + struct txq *txq, > > + struct mlx4_wqe_ctrl_seg **pctrl) >=20 > How about naming this function in a way that follows the mlx4_something() > convention? >=20 > Here's a suggestion based on how this function remains tied to > mlx4_tx_burst(): >=20 > mlx4_tx_burst_seg() >=20 Good, thanks! > > +{ > > + int wqe_real_size; > > + int nr_txbbs; > > + struct pv *pv =3D (struct pv *)txq->bounce_buf; > > + struct mlx4_sq *sq =3D &txq->msq; > > + uint32_t head_idx =3D sq->head & sq->txbb_cnt_mask; > > + struct mlx4_wqe_ctrl_seg *ctrl; > > + struct mlx4_wqe_data_seg *dseg; > > + uint32_t lkey; > > + uintptr_t addr; > > + uint32_t byte_count; > > + int pv_counter =3D 0; > > + > > + /* Calculate the needed work queue entry size for this packet. */ > > + wqe_real_size =3D sizeof(struct mlx4_wqe_ctrl_seg) + > > + buf->nb_segs * sizeof(struct mlx4_wqe_data_seg); > > + nr_txbbs =3D MLX4_SIZE_TO_TXBBS(wqe_real_size); > > + /* > > + * Check that there is room for this WQE in the send queue and that > > + * the WQE size is legal. > > + */ > > + if (((sq->head - sq->tail) + nr_txbbs + > > + sq->headroom_txbbs) >=3D sq->txbb_cnt || > > + nr_txbbs > MLX4_MAX_WQE_TXBBS) { > > + return -1; > > + } > > + >=20 > Extra empty line. >=20 > > + /* Get the control and data entries of the WQE. */ > > + ctrl =3D (struct mlx4_wqe_ctrl_seg *)mlx4_get_send_wqe(sq, > head_idx); > > + dseg =3D (struct mlx4_wqe_data_seg *)((uintptr_t)ctrl + > > + sizeof(struct mlx4_wqe_ctrl_seg)); > > + *pctrl =3D ctrl; > > + /* Fill the data segments with buffer information. */ > > + struct rte_mbuf *sbuf; >=20 > I'm usually fine with mixing declarations and code when there's a good > reason, however in this case there's no point. sbuf could have been defin= ed > with the rest at the beginning of the function. > OK. =20 > > + >=20 > Extra empty line here as well. >=20 > > + for (sbuf =3D buf; sbuf !=3D NULL; sbuf =3D sbuf->next, dseg++) { > > + addr =3D rte_pktmbuf_mtod(sbuf, uintptr_t); > > + rte_prefetch0((volatile void *)addr); > > + /* Handle WQE wraparound. */ > > + if (dseg >=3D (struct mlx4_wqe_data_seg *)sq->eob) > > + dseg =3D (struct mlx4_wqe_data_seg *)sq->buf; > > + dseg->addr =3D rte_cpu_to_be_64(addr); > > + /* Memory region key (big endian) for this memory pool. */ > > + lkey =3D mlx4_txq_mp2mr(txq, mlx4_txq_mb2mp(sbuf)); > > + dseg->lkey =3D rte_cpu_to_be_32(lkey); #ifndef NDEBUG > > + /* Calculate the needed work queue entry size for this > packet */ > > + if (unlikely(dseg->lkey =3D=3D rte_cpu_to_be_32((uint32_t)-1))) { > > + /* MR does not exist. */ > > + DEBUG("%p: unable to get MP <-> MR association", > > + (void *)txq); > > + /* > > + * Restamp entry in case of failure. > > + * Make sure that size is written correctly > > + * Note that we give ownership to the SW, not the > HW. > > + */ > > + wqe_real_size =3D sizeof(struct mlx4_wqe_ctrl_seg) + > > + buf->nb_segs * sizeof(struct > mlx4_wqe_data_seg); > > + ctrl->fence_size =3D (wqe_real_size >> 4) & 0x3f; > > + mlx4_txq_stamp_freed_wqe(sq, head_idx, > > + (sq->head & sq->txbb_cnt) ? 0 : 1); > > + return -1; > > + } > > +#endif /* NDEBUG */ > > + if (likely(sbuf->data_len)) { > > + byte_count =3D rte_cpu_to_be_32(sbuf->data_len); > > + } else { > > + /* > > + * Zero length segment is treated as inline segment > > + * with zero data. > > + */ > > + byte_count =3D RTE_BE32(0x80000000); > > + } > > + /* > > + * If the data segment is not at the beginning of a > > + * Tx basic block (TXBB) then write the byte count, > > + * else postpone the writing to just before updating the > > + * control segment. > > + */ > > + if ((uintptr_t)dseg & (uintptr_t)(MLX4_TXBB_SIZE - 1)) { > > + /* > > + * Need a barrier here before writing the byte_count > > + * fields to make sure that all the data is visible > > + * before the byte_count field is set. > > + * Otherwise, if the segment begins a new cacheline, > > + * the HCA prefetcher could grab the 64-byte chunk > and > > + * get a valid (!=3D 0xffffffff) byte count but stale > > + * data, and end up sending the wrong data. > > + */ > > + rte_io_wmb(); > > + dseg->byte_count =3D byte_count; > > + } else { > > + /* > > + * This data segment starts at the beginning of a new > > + * TXBB, so we need to postpone its byte_count > writing > > + * for later. > > + */ > > + pv[pv_counter].dseg =3D dseg; > > + pv[pv_counter++].val =3D byte_count; > > + } > > + } > > + /* Write the first DWORD of each TXBB save earlier. */ > > + if (pv_counter) { > > + /* Need a barrier here before writing the byte_count. */ > > + rte_io_wmb(); > > + for (--pv_counter; pv_counter >=3D 0; pv_counter--) > > + pv[pv_counter].dseg->byte_count =3D > pv[pv_counter].val; > > + } > > + /* Fill the control parameters for this packet. */ > > + ctrl->fence_size =3D (wqe_real_size >> 4) & 0x3f; > > + >=20 > Extra empty line. >=20 > > + return nr_txbbs; > > +} > > /** > > * DPDK callback for Tx. > > * > > @@ -261,10 +377,11 @@ struct pv { > > unsigned int i; > > unsigned int max; > > struct mlx4_sq *sq =3D &txq->msq; > > - struct pv *pv =3D (struct pv *)txq->bounce_buf; > > + int nr_txbbs; > > > > assert(txq->elts_comp_cd !=3D 0); > > - mlx4_txq_complete(txq); > > + if (likely(txq->elts_comp !=3D 0)) > > + mlx4_txq_complete(txq, elts_n, sq); > > max =3D (elts_n - (elts_head - txq->elts_tail)); > > if (max > elts_n) > > max -=3D elts_n; > > @@ -283,7 +400,6 @@ struct pv { > > uint32_t owner_opcode =3D MLX4_OPCODE_SEND; > > struct mlx4_wqe_ctrl_seg *ctrl; > > struct mlx4_wqe_data_seg *dseg; > > - struct rte_mbuf *sbuf; > > union { > > uint32_t flags; > > uint16_t flags16[2]; > > @@ -291,10 +407,6 @@ struct pv { > > uint32_t head_idx =3D sq->head & sq->txbb_cnt_mask; > > uint32_t lkey; > > uintptr_t addr; > > - uint32_t byte_count; > > - int wqe_real_size; > > - int nr_txbbs; > > - int pv_counter =3D 0; > > > > /* Clean up old buffer. */ > > if (likely(elt->buf !=3D NULL)) { > > @@ -313,40 +425,29 @@ struct pv { > > } while (tmp !=3D NULL); > > } > > RTE_MBUF_PREFETCH_TO_FREE(elt_next->buf); > > - > > - /* > > - * Calculate the needed work queue entry size > > - * for this packet. > > - */ > > - wqe_real_size =3D sizeof(struct mlx4_wqe_ctrl_seg) + > > - buf->nb_segs * sizeof(struct > mlx4_wqe_data_seg); > > - nr_txbbs =3D MLX4_SIZE_TO_TXBBS(wqe_real_size); > > - /* > > - * Check that there is room for this WQE in the send > > - * queue and that the WQE size is legal. > > - */ > > - if (((sq->head - sq->tail) + nr_txbbs + > > - sq->headroom_txbbs) >=3D sq->txbb_cnt || > > - nr_txbbs > MLX4_MAX_WQE_TXBBS) { > > - elt->buf =3D NULL; > > - break; > > - } > > - /* Get the control and data entries of the WQE. */ > > - ctrl =3D (struct mlx4_wqe_ctrl_seg *) > > - mlx4_get_send_wqe(sq, head_idx); > > - dseg =3D (struct mlx4_wqe_data_seg *)((uintptr_t)ctrl + > > - sizeof(struct mlx4_wqe_ctrl_seg)); > > - /* Fill the data segments with buffer information. */ > > - for (sbuf =3D buf; sbuf !=3D NULL; sbuf =3D sbuf->next, dseg++) { > > - addr =3D rte_pktmbuf_mtod(sbuf, uintptr_t); > > + if (buf->nb_segs =3D=3D 1) { > > + /* > > + * Check that there is room for this WQE in the send > > + * queue and that the WQE size is legal > > + */ > > + if (((sq->head - sq->tail) + 1 + sq->headroom_txbbs) > >=3D > > + sq->txbb_cnt || 1 > MLX4_MAX_WQE_TXBBS) { > > + elt->buf =3D NULL; > > + break; > > + } > > + /* Get the control and data entries of the WQE. */ > > + ctrl =3D (struct mlx4_wqe_ctrl_seg *) > > + mlx4_get_send_wqe(sq, head_idx); > > + dseg =3D (struct mlx4_wqe_data_seg *)((uintptr_t)ctrl > + > > + sizeof(struct mlx4_wqe_ctrl_seg)); > > + addr =3D rte_pktmbuf_mtod(buf, uintptr_t); > > rte_prefetch0((volatile void *)addr); > > /* Handle WQE wraparound. */ > > - if (unlikely(dseg >=3D > > - (struct mlx4_wqe_data_seg *)sq->eob)) > > + if (dseg >=3D (struct mlx4_wqe_data_seg *)sq->eob) >=20 > Ideally this change should have been on its own in a fix commit. >=20 > > dseg =3D (struct mlx4_wqe_data_seg *)sq- > >buf; > > dseg->addr =3D rte_cpu_to_be_64(addr); > > /* Memory region key (big endian). */ > > - lkey =3D mlx4_txq_mp2mr(txq, > mlx4_txq_mb2mp(sbuf)); > > + lkey =3D mlx4_txq_mp2mr(txq, > mlx4_txq_mb2mp(buf)); > > dseg->lkey =3D rte_cpu_to_be_32(lkey); #ifndef > NDEBUG > > if (unlikely(dseg->lkey =3D=3D > > @@ -360,61 +461,28 @@ struct pv { > > * Note that we give ownership to the SW, > > * not the HW. > > */ > > - ctrl->fence_size =3D (wqe_real_size >> 4) & > 0x3f; > > + ctrl->fence_size =3D > > + (WQE_ONE_DATA_SEG_SIZE >> 4) & > 0x3f; > > mlx4_txq_stamp_freed_wqe(sq, head_idx, > > (sq->head & sq->txbb_cnt) ? 0 : 1); > > elt->buf =3D NULL; > > break; > > } > > #endif /* NDEBUG */ > > - if (likely(sbuf->data_len)) { > > - byte_count =3D rte_cpu_to_be_32(sbuf- > >data_len); > > - } else { > > - /* > > - * Zero length segment is treated as inline > > - * segment with zero data. > > - */ > > - byte_count =3D RTE_BE32(0x80000000); > > - } > > - /* > > - * If the data segment is not at the beginning > > - * of a Tx basic block (TXBB) then write the > > - * byte count, else postpone the writing to > > - * just before updating the control segment. > > - */ > > - if ((uintptr_t)dseg & (uintptr_t)(MLX4_TXBB_SIZE - > 1)) { > > - /* > > - * Need a barrier here before writing the > > - * byte_count fields to make sure that all the > > - * data is visible before the byte_count field > > - * is set. otherwise, if the segment begins a > > - * new cacheline, the HCA prefetcher could > grab > > - * the 64-byte chunk and get a valid > > - * (!=3D 0xffffffff) byte count but stale data, > > - * and end up sending the wrong data. > > - */ > > - rte_io_wmb(); > > - dseg->byte_count =3D byte_count; > > - } else { > > - /* > > - * This data segment starts at the beginning > of > > - * a new TXBB, so we need to postpone its > > - * byte_count writing for later. > > - */ > > - pv[pv_counter].dseg =3D dseg; > > - pv[pv_counter++].val =3D byte_count; > > - } > > - } > > - /* Write the first DWORD of each TXBB save earlier. */ > > - if (pv_counter) { > > - /* Need a barrier before writing the byte_count. */ > > + /* Need a barrier here before byte count store. */ > > rte_io_wmb(); > > - for (--pv_counter; pv_counter >=3D 0; pv_counter--) > > - pv[pv_counter].dseg->byte_count =3D > > - pv[pv_counter].val; > > + dseg->byte_count =3D rte_cpu_to_be_32(buf- > >data_len); > > + >=20 > Extra empty line. >=20 > > + /* Fill the control parameters for this packet. */ > > + ctrl->fence_size =3D (WQE_ONE_DATA_SEG_SIZE >> 4) > & 0x3f; > > + nr_txbbs =3D 1; > > + } else { > > + nr_txbbs =3D handle_multi_segs(buf, txq, &ctrl); > > + if (nr_txbbs < 0) { > > + elt->buf =3D NULL; > > + break; > > + } > > } > > - /* Fill the control parameters for this packet. */ > > - ctrl->fence_size =3D (wqe_real_size >> 4) & 0x3f; > > /* > > * For raw Ethernet, the SOLICIT flag is used to indicate > > * that no ICRC should be calculated. > > @@ -469,6 +537,7 @@ struct pv { > > ctrl->owner_opcode =3D rte_cpu_to_be_32(owner_opcode | > > ((sq->head & sq->txbb_cnt) ? > > MLX4_BIT_WQE_OWN : > 0)); > > + >=20 > Extra empty line. >=20 > > sq->head +=3D nr_txbbs; > > elt->buf =3D buf; > > bytes_sent +=3D buf->pkt_len; > > -- > > 1.8.3.1 > > >=20 > -- > Adrien Mazarguil > 6WIND Thanks!