From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from dpdk.org (dpdk.org [92.243.14.124]) by inbox.dpdk.org (Postfix) with ESMTP id 8B93FA0564; Tue, 24 Mar 2020 04:28:15 +0100 (CET) Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 4589D1C0B0; Tue, 24 Mar 2020 04:28:14 +0100 (CET) Received: from mga04.intel.com (mga04.intel.com [192.55.52.120]) by dpdk.org (Postfix) with ESMTP id 84D6C1C0AB for ; Tue, 24 Mar 2020 04:28:11 +0100 (CET) IronPort-SDR: 0mJ66E5iHsdywsAKR88hE/+i+pXXX9VhL+t6n0WlFilDjs3FmF+GvZe44Qx7/4oVRE3Em2sLQP 9kRA8ndF27GQ== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 23 Mar 2020 20:28:10 -0700 IronPort-SDR: E3gL//lOm2UbZsRmom+oZgVUqiI9Z8PIRZ5Ykayxe0WtDLSrL4C6OclNXLLXZHldye8xo4weAQ Kt5Rwx4oSelQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.72,298,1580803200"; d="scan'208";a="240136749" Received: from orsmsx110.amr.corp.intel.com ([10.22.240.8]) by orsmga008.jf.intel.com with ESMTP; 23 Mar 2020 20:28:10 -0700 Received: from ORSEDG001.ED.cps.intel.com (10.7.248.4) by ORSMSX110.amr.corp.intel.com (10.22.240.8) with Microsoft SMTP Server (TLS) id 14.3.439.0; Mon, 23 Mar 2020 20:28:09 -0700 Received: from NAM02-BL2-obe.outbound.protection.outlook.com (104.47.38.55) by edgegateway.intel.com (134.134.137.100) with Microsoft SMTP Server (TLS) id 14.3.439.0; Mon, 23 Mar 2020 20:28:09 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=KlvaRs+YZ38cM6jDgM1Tb1X1V8+af+2YXZrw4irf68wLJwo4YMt/s2mXSphSf4EM0XK0AUbdHYbmQkEaMfHS/7qie7DNs0ziaUJzQ2Zxlh2iINK9XQ+Le03IU8uge2Pmbu7ucqvDBy6tuM1tVCXarRYDldJFBP1HAh8GKSHg4e1Cnzt7YGbVUHq+0A0U6bGRocv9BQwVwecOhlh7JoA3XRDQV70ZDKCm7kReQ7fmDJXDPGZ5J82MA9/igTCnpNG6K8pbco++qPI3Vc3tkDTl4VG/EJt5FYnNpGvDIA6kEjDdOmYqUhAn9MHDdTRCglKby9NWbWcQwcerE0wxNFejdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=lJMksJy6LcbqDWYHlRj4B/F9eIU8qmxZ0zf7aOQispw=; b=YTp4X4QiRvNRct8zf0rjmeV5eEllb46gj5+fSHyW/PQYzlPvF1PhDmPOWnvs1jMKRj09TiveeDCxEYE7LuniJYsDoFHbTsiWN5ZSMEEruQ9ZLajuVxMd+9UmPQUBWnpUjfF5B/RJhJyjHu0fEaMbCxnMEkaO+2lJvQ/107fpnrZwCyTvSbQ4An9Sa22/yzHc1BFklUE50cGYvVpLvPAdIfxfYUz3oAzMuGea439AhoglgJyHbiPgKIF6uND3NvucQjWCt1KuZoWv0m+KaH91+wRjc7mhWxSQoEx/FsBC740y0+vrtD77hTjEyVW2/apLBUAGftXYwrJdDi8GyqmZfA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=lJMksJy6LcbqDWYHlRj4B/F9eIU8qmxZ0zf7aOQispw=; b=J8FkWKqgPSN0JL1RDuEg7HBUfgF/Hk0XnOiHP3fzdrcu+h8VDym++Th5MxoW8vr8H63YVLwxNMyVycdfSPK8nj2MpoLZDJiV62PoeTkjySjRK3k8PtQdJhwueS/SsBv+elFNvIubNayI4FzqOIG57+wFftsjl0VRVaGZbtp1G00= Received: from MN2PR11MB3582.namprd11.prod.outlook.com (2603:10b6:208:ec::28) by MN2PR11MB3694.namprd11.prod.outlook.com (2603:10b6:208:f7::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2835.22; Tue, 24 Mar 2020 03:28:07 +0000 Received: from MN2PR11MB3582.namprd11.prod.outlook.com ([fe80::f091:55f5:2e58:8b26]) by MN2PR11MB3582.namprd11.prod.outlook.com ([fe80::f091:55f5:2e58:8b26%6]) with mapi id 15.20.2835.021; Tue, 24 Mar 2020 03:28:07 +0000 From: "Yang, Qiming" To: "Di, ChenxuX" CC: "dev@dpdk.org" Thread-Topic: [PATCH v4] net/i40e: implement hash function in rte flow API Thread-Index: AQHWAO2s/RvIfMKIBku8jVZhPN24QKhXErag Date: Tue, 24 Mar 2020 03:28:07 +0000 Message-ID: References: <20200318014710.13577-1-chenxux.di@intel.com> <20200323082525.83677-1-chenxux.di@intel.com> In-Reply-To: <20200323082525.83677-1-chenxux.di@intel.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: spf=none (sender IP is ) smtp.mailfrom=qiming.yang@intel.com; x-originating-ip: [192.102.204.36] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: bef741e1-106f-4b8f-6334-08d7cfa35eed x-ms-traffictypediagnostic: MN2PR11MB3694: x-ld-processed: 46c98d88-e344-4ed4-8496-4ed7712e255d,ExtAddr x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:10000; x-forefront-prvs: 03524FBD26 x-forefront-antispam-report: SFV:NSPM; SFS:(10019020)(396003)(346002)(39860400002)(136003)(376002)(366004)(76116006)(64756008)(66946007)(66476007)(6862004)(478600001)(7696005)(52536014)(26005)(55016002)(186003)(8936002)(9686003)(66446008)(5660300002)(81156014)(53546011)(8676002)(6506007)(81166006)(66556008)(30864003)(4326008)(2906002)(6636002)(316002)(71200400001)(86362001)(33656002)(559001)(579004); DIR:OUT; SFP:1102; SCL:1; SRVR:MN2PR11MB3694; H:MN2PR11MB3582.namprd11.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: pJcTwT7dIDh8VAwB9exrjLYn7Tm0xyUAoy2FoxJP+F4W7DUyM2JbyeIrmFssIovJdidpFcMVYNVlPQB2/9mnifX10MZKHkFfoJ9uGakA2A8QvCbmvACCSpcW1chu6HStFDSwfQo1s4eOM3L2+NSMglVQSEjQhrUSP90oQV3iyGHe0Smf1MCXpkCXf1yCNeoN361sdws4C42XGu1fo8/oCtCGbG3idNn+d95caozil60GlxkDbM6OIyLBuvR3Bd96k6BT+mjpQnufSrPk1URHuvhJdWck0wRh/ofuSRxiXjHSoYIQfQg4S2NWamvj27PFadJS8MmeBeLovst8khn783zq6LWYt/WF+OKAsHQpdN4xBkTQ4R7M8PwguS9LRyuo2251M0UDRV8VihWJ3U9UqvidYvKruZW014qyCSjN5sLqu2NQqhKly7YiIFUiP2ym x-ms-exchange-antispam-messagedata: IyMcJ4rt1CG46NDDo9ID3ywmR/6ENvB+uyg2WuMEjbyPILB2xY+SER3iRTvYn5+myWygT8/ezZSd1ar2rAQMx/h9hDo8bh5CtH+0CqKCoZ9e6Ipfaug1ecFhUbTmORosVhSvHt398TGdtw8j7FYnlQ== Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: bef741e1-106f-4b8f-6334-08d7cfa35eed X-MS-Exchange-CrossTenant-originalarrivaltime: 24 Mar 2020 03:28:07.3310 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: jzG/MAvcovp45jwHtGQQHoCxX5nP3G4QFjgBPyAoH3C0kKwDK0RU4McAzd91asXIfcQIe3HJqtt0WOjvgoLXww== X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB3694 X-OriginatorOrg: intel.com Subject: Re: [dpdk-dev] [PATCH v4] net/i40e: implement hash function in rte flow API X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Comments inline, I think many various name is not suitable. BTW you should CC Beilei and Zhaowei to review. Qiming > -----Original Message----- > From: Di, ChenxuX > Sent: Monday, March 23, 2020 16:25 > To: dev@dpdk.org > Cc: Yang, Qiming ; Di, ChenxuX > > Subject: [PATCH v4] net/i40e: implement hash function in rte flow API >=20 > implement set hash global configurations, set symmetric hash enable and > set hash input set in rte flow API. >=20 > Signed-off-by: Chenxu Di > --- > v4: > -added check for l3 pctype with l4 input set. > v3: > -modified the doc i40e.rst > v2: > -canceled remove legacy filter functions. > --- > doc/guides/nics/i40e.rst | 14 + > doc/guides/rel_notes/release_20_05.rst | 6 + > drivers/net/i40e/i40e_ethdev.c | 471 +++++++++++++++++++++++-- > drivers/net/i40e/i40e_ethdev.h | 18 + > drivers/net/i40e/i40e_flow.c | 186 ++++++++-- > 5 files changed, 623 insertions(+), 72 deletions(-) >=20 > diff --git a/doc/guides/nics/i40e.rst b/doc/guides/nics/i40e.rst index > d6e578eda..03b117a99 100644 > --- a/doc/guides/nics/i40e.rst > +++ b/doc/guides/nics/i40e.rst > @@ -569,6 +569,20 @@ details please refer > to :doc:`../testpmd_app_ug/index`. > testpmd> set port (port_id) queue-region flush (on|off) > testpmd> show port (port_id) queue-region >=20 > +Generic flow API > +~~~~~~~~~~~~~~~~~~~ > +Enable set hash input set and hash enable in generic flow API. > +For the reason queue region configuration in i40e is for all PCTYPE, > +pctype must be empty while configuring queue region. > +The pctype in pattern and actions must be matched. > +For exampale, to set queue region configuration queue 0, 1, 2, 3 and > +set PCTYPE ipv4-tcp hash enable and set input set l3-src-only: > + > + testpmd> flow create 0 ingress pattern end actions rss types end \ > + queues 0 1 2 3 end / end > + testpmd> flow create 0 ingress pattern eth / ipv4 / tcp / end \ > + actions rss types ipv4-tcp l3-src-only end queues end / end > + Do we have generic flow API statement in I40e in history? Can you merge thi= s part to the whole statement, I think this feature is an adding for generi= c flow API not create API. > Limitations or Known issues > --------------------------- >=20 > diff --git a/doc/guides/rel_notes/release_20_05.rst > b/doc/guides/rel_notes/release_20_05.rst > index 000bbf501..89ce8de6c 100644 > --- a/doc/guides/rel_notes/release_20_05.rst > +++ b/doc/guides/rel_notes/release_20_05.rst > @@ -62,6 +62,12 @@ New Features >=20 > * Added support for matching on IPv4 Time To Live and IPv6 Hop Limit. >=20 > +* **Updated Intel i40e driver.** > + > + Updated i40e PMD with new features and improvements, including: > + > + * Added support set hash function and set hash input set in rte flow A= PI. Add support for doing sth and sth > + >=20 > Removed Items > ------------- > diff --git a/drivers/net/i40e/i40e_ethdev.c b/drivers/net/i40e/i40e_ethde= v.c > index 9539b0470..e80553010 100644 > --- a/drivers/net/i40e/i40e_ethdev.c > +++ b/drivers/net/i40e/i40e_ethdev.c > @@ -1656,6 +1656,9 @@ eth_i40e_dev_init(struct rte_eth_dev *dev, void > *init_params __rte_unused) > /* initialize mirror rule list */ > TAILQ_INIT(&pf->mirror_list); >=20 > + /* initialize rss rule list */ > + TAILQ_INIT(&pf->rss_info_list); > + > /* initialize Traffic Manager configuration */ > i40e_tm_conf_init(dev); >=20 > @@ -12329,10 +12332,12 @@ i40e_tunnel_filter_restore(struct i40e_pf *pf) > static inline void i40e_rss_filter_restore(struct i40e_pf *pf) { > - struct i40e_rte_flow_rss_conf *conf =3D > - &pf->rss_info; > - if (conf->conf.queue_num) > - i40e_config_rss_filter(pf, conf, TRUE); > + struct i40e_rss_conf_list *rss_list =3D &pf->rss_info_list; > + struct i40e_rte_flow_rss_filter *rss_item; > + > + TAILQ_FOREACH(rss_item, rss_list, next) { > + i40e_config_rss_filter(pf, &rss_item->rss_filter_info, TRUE); > + } > } >=20 > static void > @@ -12956,31 +12961,234 @@ i40e_action_rss_same(const struct > rte_flow_action_rss *comp, > sizeof(*with->queue) * with->queue_num)); } >=20 > -int > -i40e_config_rss_filter(struct i40e_pf *pf, > - struct i40e_rte_flow_rss_conf *conf, bool add) > +/* config rss hash input set */ > +static int > +i40e_config_rss_inputset(struct i40e_pf *pf, uint64_t types) > { > struct i40e_hw *hw =3D I40E_PF_TO_HW(pf); > - uint32_t i, lut =3D 0; > - uint16_t j, num; > - struct rte_eth_rss_conf rss_conf =3D { > - .rss_key =3D conf->conf.key_len ? > - (void *)(uintptr_t)conf->conf.key : NULL, > - .rss_key_len =3D conf->conf.key_len, > - .rss_hf =3D conf->conf.types, > + struct rte_eth_input_set_conf conf; > + int i, ret; > + uint32_t j; > + static const struct { > + uint64_t type; > + enum rte_eth_input_set_field field; > + } inset_type_table[] =3D { I still confuse about why this table should define within function not in t= his header file or other place? > + {ETH_RSS_FRAG_IPV4 | ETH_RSS_L3_SRC_ONLY, > + RTE_ETH_INPUT_SET_L3_SRC_IP4}, > + {ETH_RSS_FRAG_IPV4 | ETH_RSS_L3_DST_ONLY, > + RTE_ETH_INPUT_SET_L3_DST_IP4}, > + {ETH_RSS_FRAG_IPV4 | ETH_RSS_L4_SRC_ONLY, > + RTE_ETH_INPUT_SET_UNKNOWN}, > + {ETH_RSS_FRAG_IPV4 | ETH_RSS_L4_DST_ONLY, > + RTE_ETH_INPUT_SET_UNKNOWN}, > + > + {ETH_RSS_NONFRAG_IPV4_TCP | ETH_RSS_L3_SRC_ONLY, > + RTE_ETH_INPUT_SET_L3_SRC_IP4}, > + {ETH_RSS_NONFRAG_IPV4_TCP | ETH_RSS_L3_DST_ONLY, > + RTE_ETH_INPUT_SET_L3_DST_IP4}, > + {ETH_RSS_NONFRAG_IPV4_TCP | ETH_RSS_L4_SRC_ONLY, > + RTE_ETH_INPUT_SET_L4_TCP_SRC_PORT}, > + {ETH_RSS_NONFRAG_IPV4_TCP | ETH_RSS_L4_DST_ONLY, > + RTE_ETH_INPUT_SET_L4_TCP_DST_PORT}, > + > + {ETH_RSS_NONFRAG_IPV4_UDP | ETH_RSS_L3_SRC_ONLY, > + RTE_ETH_INPUT_SET_L3_SRC_IP4}, > + {ETH_RSS_NONFRAG_IPV4_UDP | ETH_RSS_L3_DST_ONLY, > + RTE_ETH_INPUT_SET_L3_DST_IP4}, > + {ETH_RSS_NONFRAG_IPV4_UDP | ETH_RSS_L4_SRC_ONLY, > + RTE_ETH_INPUT_SET_L4_UDP_SRC_PORT}, > + {ETH_RSS_NONFRAG_IPV4_UDP | ETH_RSS_L4_DST_ONLY, > + RTE_ETH_INPUT_SET_L4_UDP_DST_PORT}, > + > + {ETH_RSS_NONFRAG_IPV4_SCTP | ETH_RSS_L3_SRC_ONLY, > + RTE_ETH_INPUT_SET_L3_SRC_IP4}, > + {ETH_RSS_NONFRAG_IPV4_SCTP | ETH_RSS_L3_DST_ONLY, > + RTE_ETH_INPUT_SET_L3_DST_IP4}, > + {ETH_RSS_NONFRAG_IPV4_SCTP | ETH_RSS_L4_SRC_ONLY, > + RTE_ETH_INPUT_SET_L4_SCTP_SRC_PORT}, > + {ETH_RSS_NONFRAG_IPV4_SCTP | ETH_RSS_L4_DST_ONLY, > + RTE_ETH_INPUT_SET_L4_SCTP_DST_PORT}, > + > + {ETH_RSS_NONFRAG_IPV4_OTHER | ETH_RSS_L3_SRC_ONLY, > + RTE_ETH_INPUT_SET_L3_SRC_IP4}, > + {ETH_RSS_NONFRAG_IPV4_OTHER | ETH_RSS_L3_DST_ONLY, > + RTE_ETH_INPUT_SET_L3_DST_IP4}, > + {ETH_RSS_NONFRAG_IPV4_OTHER | ETH_RSS_L4_SRC_ONLY, > + RTE_ETH_INPUT_SET_UNKNOWN}, > + {ETH_RSS_NONFRAG_IPV4_OTHER | ETH_RSS_L4_DST_ONLY, > + RTE_ETH_INPUT_SET_UNKNOWN}, > + > + {ETH_RSS_FRAG_IPV6 | ETH_RSS_L3_SRC_ONLY, > + RTE_ETH_INPUT_SET_L3_SRC_IP6}, > + {ETH_RSS_FRAG_IPV6 | ETH_RSS_L3_DST_ONLY, > + RTE_ETH_INPUT_SET_L3_DST_IP6}, > + {ETH_RSS_FRAG_IPV6 | ETH_RSS_L4_SRC_ONLY, > + RTE_ETH_INPUT_SET_UNKNOWN}, > + {ETH_RSS_FRAG_IPV6 | ETH_RSS_L4_DST_ONLY, > + RTE_ETH_INPUT_SET_UNKNOWN}, > + > + {ETH_RSS_NONFRAG_IPV6_TCP | ETH_RSS_L3_SRC_ONLY, > + RTE_ETH_INPUT_SET_L3_SRC_IP6}, > + {ETH_RSS_NONFRAG_IPV6_TCP | ETH_RSS_L3_DST_ONLY, > + RTE_ETH_INPUT_SET_L3_DST_IP6}, > + {ETH_RSS_NONFRAG_IPV6_TCP | ETH_RSS_L4_SRC_ONLY, > + RTE_ETH_INPUT_SET_L4_TCP_SRC_PORT}, > + {ETH_RSS_NONFRAG_IPV6_TCP | ETH_RSS_L4_DST_ONLY, > + RTE_ETH_INPUT_SET_L4_TCP_DST_PORT}, > + > + {ETH_RSS_NONFRAG_IPV6_UDP | ETH_RSS_L3_SRC_ONLY, > + RTE_ETH_INPUT_SET_L3_SRC_IP6}, > + {ETH_RSS_NONFRAG_IPV6_UDP | ETH_RSS_L3_DST_ONLY, > + RTE_ETH_INPUT_SET_L3_DST_IP6}, > + {ETH_RSS_NONFRAG_IPV6_UDP | ETH_RSS_L4_SRC_ONLY, > + RTE_ETH_INPUT_SET_L4_UDP_SRC_PORT}, > + {ETH_RSS_NONFRAG_IPV6_UDP | ETH_RSS_L4_DST_ONLY, > + RTE_ETH_INPUT_SET_L4_UDP_DST_PORT}, > + > + {ETH_RSS_NONFRAG_IPV6_SCTP | ETH_RSS_L3_SRC_ONLY, > + RTE_ETH_INPUT_SET_L3_SRC_IP6}, > + {ETH_RSS_NONFRAG_IPV6_SCTP | ETH_RSS_L3_DST_ONLY, > + RTE_ETH_INPUT_SET_L3_DST_IP6}, > + {ETH_RSS_NONFRAG_IPV6_SCTP | ETH_RSS_L4_SRC_ONLY, > + RTE_ETH_INPUT_SET_L4_SCTP_SRC_PORT}, > + {ETH_RSS_NONFRAG_IPV6_SCTP | ETH_RSS_L4_DST_ONLY, > + RTE_ETH_INPUT_SET_L4_SCTP_DST_PORT}, > + > + {ETH_RSS_NONFRAG_IPV6_OTHER | ETH_RSS_L3_SRC_ONLY, > + RTE_ETH_INPUT_SET_L3_SRC_IP6}, > + {ETH_RSS_NONFRAG_IPV6_OTHER | ETH_RSS_L3_DST_ONLY, > + RTE_ETH_INPUT_SET_L3_DST_IP6}, > + {ETH_RSS_NONFRAG_IPV6_OTHER | ETH_RSS_L4_SRC_ONLY, > + RTE_ETH_INPUT_SET_UNKNOWN}, > + {ETH_RSS_NONFRAG_IPV6_OTHER | ETH_RSS_L4_DST_ONLY, > + RTE_ETH_INPUT_SET_UNKNOWN}, > }; > - struct i40e_rte_flow_rss_conf *rss_info =3D &pf->rss_info; >=20 > - if (!add) { > - if (i40e_action_rss_same(&rss_info->conf, &conf->conf)) { > - i40e_pf_disable_rss(pf); > - memset(rss_info, 0, > - sizeof(struct i40e_rte_flow_rss_conf)); > - return 0; > + ret =3D 0; > + > + for (i =3D RTE_ETH_FLOW_IPV4; i <=3D RTE_ETH_FLOW_L2_PAYLOAD; i++) > { > + if (!(pf->adapter->flow_types_mask & (1ull << i)) || > + !(types & (1ull << i))) > + continue; > + > + conf.op =3D RTE_ETH_INPUT_SET_SELECT; > + conf.flow_type =3D i; > + conf.inset_size =3D 0; > + for (j =3D 0; j < RTE_DIM(inset_type_table); j++) { > + if ((types & inset_type_table[j].type) =3D=3D > + inset_type_table[j].type) { > + if (inset_type_table[j].field =3D=3D > + RTE_ETH_INPUT_SET_UNKNOWN) { > + return -EINVAL; > + } > + conf.field[conf.inset_size] =3D > + inset_type_table[j].field; > + conf.inset_size++; > + } > } > + > + if (conf.inset_size) { > + ret =3D i40e_hash_filter_inset_select(hw, &conf); > + if (ret) > + return ret; > + } > + } > + > + return ret; > +} > + > +/* set existing rule invalid if it is covered */ static void > +i40e_config_rss_invalidate_previous_rule(struct i40e_pf *pf, > + struct i40e_rte_flow_rss_conf *conf) > +{ > + struct i40e_rte_flow_rss_filter *rss_item; > + uint64_t input_bits; Why not named rss_inset? > + > + /* to check pctype same need without input set bits */ > + input_bits =3D ~(ETH_RSS_L3_SRC_ONLY | ETH_RSS_L3_DST_ONLY | > + ETH_RSS_L4_SRC_ONLY | ETH_RSS_L4_DST_ONLY); > + > + TAILQ_FOREACH(rss_item, &pf->rss_info_list, next) { > + if (!rss_item->rss_filter_info.valid) > + continue; > + > + /* config rss queue rule */ > + if (conf->conf.queue_num && > + rss_item->rss_filter_info.conf.queue_num) > + rss_item->rss_filter_info.valid =3D false; > + > + /* config rss input set rule */ > + if (conf->conf.types && > + (rss_item->rss_filter_info.conf.types & > + input_bits) =3D=3D > + (conf->conf.types & input_bits)) > + rss_item->rss_filter_info.valid =3D false; > + > + /* config rss function symmetric rule */ > + if (conf->conf.func =3D=3D > + RTE_ETH_HASH_FUNCTION_SYMMETRIC_TOEPLITZ && > + rss_item->rss_filter_info.conf.func =3D=3D > + RTE_ETH_HASH_FUNCTION_SYMMETRIC_TOEPLITZ) > + rss_item->rss_filter_info.valid =3D false; > + > + /* config rss function xor or toeplitz rule */ > + if (rss_item->rss_filter_info.conf.func !=3D > + RTE_ETH_HASH_FUNCTION_DEFAULT && > + conf->conf.func !=3D RTE_ETH_HASH_FUNCTION_DEFAULT > && > + (rss_item->rss_filter_info.conf.types & input_bits) =3D=3D > + (conf->conf.types & input_bits)) > + rss_item->rss_filter_info.valid =3D false; > + } > +} > + > +/* config rss hash enable and set hash input set */ static int > +i40e_config_hash_pctype_add(struct i40e_pf *pf, > + struct i40e_rte_flow_rss_conf *conf, > + struct rte_eth_rss_conf *rss_conf) > +{ > + struct i40e_rte_flow_rss_conf *rss_info =3D &pf->rss_info; > + > + if (!(rss_conf->rss_hf & pf->adapter->flow_types_mask)) > + return -ENOTSUP; > + > + /* Confirm hash input set */ > + if (i40e_config_rss_inputset(pf, rss_conf->rss_hf)) > return -EINVAL; > + > + if (rss_conf->rss_key =3D=3D NULL || rss_conf->rss_key_len < > + (I40E_PFQF_HKEY_MAX_INDEX + 1) * sizeof(uint32_t)) { > + /* Random default keys */ > + static uint32_t rss_key_default[] =3D {0x6b793944, > + 0x23504cb5, 0x5bea75b6, 0x309f4f12, 0x3dc0a2b8, > + 0x024ddcdf, 0x339b8ca0, 0x4c4af64a, 0x34fac605, > + 0x55d85839, 0x3a58997d, 0x2ec938e1, 0x66031581}; > + > + rss_conf->rss_key =3D (uint8_t *)rss_key_default; > + rss_conf->rss_key_len =3D (I40E_PFQF_HKEY_MAX_INDEX + 1) > * > + sizeof(uint32_t); > + PMD_DRV_LOG(INFO, > + "No valid RSS key config for i40e, using default\n"); > } >=20 > + rss_conf->rss_hf |=3D rss_info->conf.types; > + i40e_hw_rss_hash_set(pf, rss_conf); > + > + i40e_config_rss_invalidate_previous_rule(pf, conf); > + > + return 0; > +} > + > +/* config rss queue region */ > +static int > +i40e_config_hash_queue_add(struct i40e_pf *pf, > + struct i40e_rte_flow_rss_conf *conf) > +{ > + struct i40e_hw *hw =3D I40E_PF_TO_HW(pf); > + uint32_t i, lut; > + uint16_t j, num; > + > /* If both VMDQ and RSS enabled, not all of PF queues are > configured. > * It's necessary to calculate the actual PF queues that are configured= . > */ > @@ -13000,6 +13208,7 @@ i40e_config_rss_filter(struct i40e_pf *pf, > return -ENOTSUP; > } >=20 > + lut =3D 0; > /* Fill in redirection table */ > for (i =3D 0, j =3D 0; i < hw->func_caps.rss_table_size; i++, j++) { > if (j =3D=3D num) > @@ -13010,29 +13219,215 @@ i40e_config_rss_filter(struct i40e_pf *pf, > I40E_WRITE_REG(hw, I40E_PFQF_HLUT(i >> 2), lut); > } >=20 > - if ((rss_conf.rss_hf & pf->adapter->flow_types_mask) =3D=3D 0) { > - i40e_pf_disable_rss(pf); > + i40e_config_rss_invalidate_previous_rule(pf, conf); > + > + return 0; > +} > + > +/* config rss hash function */ > +static int > +i40e_config_hash_function_add(struct i40e_pf *pf, > + struct i40e_rte_flow_rss_conf *conf) > +{ > + struct i40e_hw *hw =3D I40E_PF_TO_HW(pf); > + struct rte_eth_hash_global_conf g_cfg; > + uint64_t input_bits; Same as above. > + > + if (conf->conf.func =3D=3D > + RTE_ETH_HASH_FUNCTION_SYMMETRIC_TOEPLITZ){ > + i40e_set_symmetric_hash_enable_per_port(hw, 1); > + } else { > + input_bits =3D ~(ETH_RSS_L3_SRC_ONLY | > ETH_RSS_L3_DST_ONLY | > + ETH_RSS_L4_SRC_ONLY | ETH_RSS_L4_DST_ONLY); > + g_cfg.hash_func =3D conf->conf.func; > + g_cfg.sym_hash_enable_mask[0] =3D conf->conf.types & > input_bits; > + g_cfg.valid_bit_mask[0] =3D conf->conf.types & input_bits; > + i40e_set_hash_filter_global_config(hw, &g_cfg); > + } > + > + i40e_config_rss_invalidate_previous_rule(pf, conf); > + > + return 0; > +} > + > +/* config rss hena disable and set hash input set to defalut */ static > +int i40e_config_hash_pctype_del(struct i40e_pf *pf, > + struct i40e_rte_flow_rss_conf *conf) > +{ > + struct i40e_hw *hw =3D I40E_PF_TO_HW(pf); > + struct i40e_rte_flow_rss_conf *rss_info =3D &pf->rss_info; > + struct rte_eth_rss_conf rss_conf =3D { > + .rss_key =3D pf->rss_info.conf.key_len ? > + (void *)(uintptr_t)conf->conf.key : NULL, > + .rss_key_len =3D pf->rss_info.conf.key_len, > + }; > + uint32_t i; > + > + /* set hash enable register to disable */ > + rss_conf.rss_hf =3D rss_info->conf.types & ~(conf->conf.types); > + i40e_hw_rss_hash_set(pf, &rss_conf); > + > + for (i =3D RTE_ETH_FLOW_IPV4; i <=3D RTE_ETH_FLOW_L2_PAYLOAD; i++) > { > + if (!(pf->adapter->flow_types_mask & (1ull << i)) || > + !(conf->conf.types & (1ull << i))) > + continue; > + > + /* set hash input set default */ > + struct rte_eth_input_set_conf input_conf =3D { > + .op =3D RTE_ETH_INPUT_SET_SELECT, > + .flow_type =3D i, > + .inset_size =3D 1, > + }; > + input_conf.field[0] =3D RTE_ETH_INPUT_SET_DEFAULT; > + i40e_hash_filter_inset_select(hw, &input_conf); > + } > + > + rss_info->conf.types =3D rss_conf.rss_hf; > + > + return 0; > +} > + > +/* config rss queue region to default */ static int > +i40e_config_hash_queue_del(struct i40e_pf *pf) { > + struct i40e_hw *hw =3D I40E_PF_TO_HW(pf); > + struct i40e_rte_flow_rss_conf *rss_info =3D &pf->rss_info; > + uint16_t queue[I40E_MAX_Q_PER_TC]; > + uint32_t num_rxq, i, lut; > + uint16_t j, num; > + > + num_rxq =3D RTE_MIN(pf->dev_data->nb_rx_queues, > I40E_MAX_Q_PER_TC); > + > + for (j =3D 0; j < num_rxq; j++) > + queue[j] =3D j; > + > + /* If both VMDQ and RSS enabled, not all of PF queues are > configured. > + * It's necessary to calculate the actual PF queues that are configured= . > + */ > + if (pf->dev_data->dev_conf.rxmode.mq_mode & > ETH_MQ_RX_VMDQ_FLAG) > + num =3D i40e_pf_calc_configured_queues_num(pf); > + else > + num =3D pf->dev_data->nb_rx_queues; > + > + num =3D RTE_MIN(num, num_rxq); > + PMD_DRV_LOG(INFO, "Max of contiguous %u PF queues are > configured", > + num); > + > + if (num =3D=3D 0) { > + PMD_DRV_LOG(ERR, > + "No PF queues are configured to enable RSS for > port %u", > + pf->dev_data->port_id); > + return -ENOTSUP; > + } > + > + lut =3D 0; > + /* Fill in redirection table */ > + for (i =3D 0, j =3D 0; i < hw->func_caps.rss_table_size; i++, j++) { > + if (j =3D=3D num) > + j =3D 0; > + lut =3D (lut << 8) | (queue[j] & ((0x1 << > + hw->func_caps.rss_table_entry_width) - 1)); > + if ((i & 3) =3D=3D 3) > + I40E_WRITE_REG(hw, I40E_PFQF_HLUT(i >> 2), lut); > + } > + > + rss_info->conf.queue_num =3D 0; > + memset(&rss_info->conf.queue, 0, sizeof(uint16_t)); > + > + return 0; > +} > + > +/* config rss hash function to default */ static int > +i40e_config_hash_function_del(struct i40e_pf *pf, > + struct i40e_rte_flow_rss_conf *conf) > +{ > + struct i40e_hw *hw =3D I40E_PF_TO_HW(pf); > + uint32_t i; > + uint16_t j; > + > + /* set symmetric hash to default status */ > + if (conf->conf.func =3D=3D > + RTE_ETH_HASH_FUNCTION_SYMMETRIC_TOEPLITZ) { > + i40e_set_symmetric_hash_enable_per_port(hw, 0); > + > return 0; > } > - if (rss_conf.rss_key =3D=3D NULL || rss_conf.rss_key_len < > - (I40E_PFQF_HKEY_MAX_INDEX + 1) * sizeof(uint32_t)) { > - /* Random default keys */ > - static uint32_t rss_key_default[] =3D {0x6b793944, > - 0x23504cb5, 0x5bea75b6, 0x309f4f12, 0x3dc0a2b8, > - 0x024ddcdf, 0x339b8ca0, 0x4c4af64a, 0x34fac605, > - 0x55d85839, 0x3a58997d, 0x2ec938e1, 0x66031581}; >=20 > - rss_conf.rss_key =3D (uint8_t *)rss_key_default; > - rss_conf.rss_key_len =3D (I40E_PFQF_HKEY_MAX_INDEX + 1) * > - sizeof(uint32_t); > - PMD_DRV_LOG(INFO, > - "No valid RSS key config for i40e, using default\n"); > + for (i =3D RTE_ETH_FLOW_IPV4; i <=3D RTE_ETH_FLOW_L2_PAYLOAD; i++) > { > + if (!(conf->conf.types & (1ull << i))) > + continue; > + > + /* set hash global config disable */ > + for (j =3D I40E_FILTER_PCTYPE_INVALID + 1; > + j < I40E_FILTER_PCTYPE_MAX; j++) { > + if (pf->adapter->pctypes_tbl[i] & > + (1ULL << j)) > + i40e_write_global_rx_ctl(hw, > + I40E_GLQF_HSYM(j), 0); > + } > } >=20 > - i40e_hw_rss_hash_set(pf, &rss_conf); > + return 0; > +} >=20 > - if (i40e_rss_conf_init(rss_info, &conf->conf)) > - return -EINVAL; > +int > +i40e_config_rss_filter(struct i40e_pf *pf, > + struct i40e_rte_flow_rss_conf *conf, bool add) { > + struct i40e_rte_flow_rss_conf *rss_info =3D &pf->rss_info; > + struct rte_flow_action_rss update_conf =3D rss_info->conf; > + struct rte_eth_rss_conf rss_conf =3D { > + .rss_key =3D conf->conf.key_len ? > + (void *)(uintptr_t)conf->conf.key : NULL, > + .rss_key_len =3D conf->conf.key_len, > + .rss_hf =3D conf->conf.types, > + }; > + int ret =3D 0; > + > + if (add) { > + if (conf->conf.queue_num) { > + /* config rss queue region */ > + ret =3D i40e_config_hash_queue_add(pf, conf); > + if (ret) > + return ret; > + > + update_conf.queue_num =3D conf->conf.queue_num; > + update_conf.queue =3D conf->conf.queue; > + } else if (conf->conf.func !=3D > RTE_ETH_HASH_FUNCTION_DEFAULT) { > + /* config hash function */ > + ret =3D i40e_config_hash_function_add(pf, conf); > + if (ret) > + return ret; > + > + update_conf.func =3D conf->conf.func; > + } else { > + /* config hash enable and input set for each pctype > */ > + ret =3D i40e_config_hash_pctype_add(pf, conf, > &rss_conf); > + if (ret) > + return ret; > + > + update_conf.types =3D rss_conf.rss_hf; > + update_conf.key =3D rss_conf.rss_key; > + update_conf.key_len =3D rss_conf.rss_key_len; > + } > + > + /* update rss info in pf */ > + if (i40e_rss_conf_init(rss_info, &update_conf)) > + return -EINVAL; > + } else { > + if (!conf->valid) > + return 0; > + > + if (conf->conf.queue_num) > + i40e_config_hash_queue_del(pf); > + else if (conf->conf.func !=3D > RTE_ETH_HASH_FUNCTION_DEFAULT) > + i40e_config_hash_function_del(pf, conf); > + else > + i40e_config_hash_pctype_del(pf, conf); > + } >=20 > return 0; > } > diff --git a/drivers/net/i40e/i40e_ethdev.h > b/drivers/net/i40e/i40e_ethdev.h index aac89de91..1e4e64ea7 100644 > --- a/drivers/net/i40e/i40e_ethdev.h > +++ b/drivers/net/i40e/i40e_ethdev.h > @@ -194,6 +194,9 @@ enum i40e_flxpld_layer_idx { #define > I40E_GL_SWT_L2TAGCTRL_ETHERTYPE_MASK \ > I40E_MASK(0xFFFF, I40E_GL_SWT_L2TAGCTRL_ETHERTYPE_SHIFT) >=20 > +#define I40E_RSS_TYPE_NONE 0ULL > +#define I40E_RSS_TYPE_INVALID 1ULL > + > #define I40E_INSET_NONE 0x00000000000000000ULL >=20 > /* bit0 ~ bit 7 */ > @@ -749,6 +752,11 @@ struct i40e_queue_regions { > struct i40e_queue_region_info region[I40E_REGION_MAX_INDEX + > 1]; }; >=20 > +struct i40e_rss_pattern_info { > + uint8_t action_flag; > + uint64_t types; > +}; > + > /* Tunnel filter number HW supports */ > #define I40E_MAX_TUNNEL_FILTER_NUM 400 >=20 > @@ -968,6 +976,15 @@ struct i40e_rte_flow_rss_conf { > I40E_VFQF_HKEY_MAX_INDEX : > I40E_PFQF_HKEY_MAX_INDEX + 1) * > sizeof(uint32_t)]; /* Hash key. */ > uint16_t queue[I40E_MAX_Q_PER_TC]; /**< Queues indices to use. > */ > + bool valid; /* Check if it's valid */ > +}; > + > +TAILQ_HEAD(i40e_rss_conf_list, i40e_rte_flow_rss_filter); > + > +/* rss filter list structure */ > +struct i40e_rte_flow_rss_filter { > + TAILQ_ENTRY(i40e_rte_flow_rss_filter) next; > + struct i40e_rte_flow_rss_conf rss_filter_info; > }; >=20 > struct i40e_vf_msg_cfg { > @@ -1039,6 +1056,7 @@ struct i40e_pf { > struct i40e_ethertype_rule ethertype; /* Ethertype filter rule */ > struct i40e_tunnel_rule tunnel; /* Tunnel filter rule */ > struct i40e_rte_flow_rss_conf rss_info; /* rss info */ > + struct i40e_rss_conf_list rss_info_list; /* rss rull list */ > struct i40e_queue_regions queue_region; /* queue region info */ > struct i40e_fc_conf fc_conf; /* Flow control conf */ > struct i40e_mirror_rule_list mirror_list; diff --git > a/drivers/net/i40e/i40e_flow.c b/drivers/net/i40e/i40e_flow.c index > d877ac250..4774fde6d 100644 > --- a/drivers/net/i40e/i40e_flow.c > +++ b/drivers/net/i40e/i40e_flow.c > @@ -4424,10 +4424,10 @@ i40e_flow_parse_qinq_filter(struct rte_eth_dev > *dev, > * function for RSS, or flowtype for queue region configuration. > * For example: > * pattern: > - * Case 1: only ETH, indicate flowtype for queue region will be parsed. > - * Case 2: only VLAN, indicate user_priority for queue region will be pa= rsed. > - * Case 3: none, indicate RSS related will be parsed in action. > - * Any pattern other the ETH or VLAN will be treated as invalid except E= ND. > + * Case 1: try to transform patterns to pctype. valid pctype will be > + * used in parse action. > + * Case 2: only ETH, indicate flowtype for queue region will be parsed. > + * Case 3: only VLAN, indicate user_priority for queue region will be pa= rsed. > * So, pattern choice is depened on the purpose of configuration of > * that flow. > * action: > @@ -4438,15 +4438,66 @@ static int > i40e_flow_parse_rss_pattern(__rte_unused struct rte_eth_dev *dev, > const struct rte_flow_item *pattern, > struct rte_flow_error *error, > - uint8_t *action_flag, > + struct i40e_rss_pattern_info *p_info, > struct i40e_queue_regions *info) { > const struct rte_flow_item_vlan *vlan_spec, *vlan_mask; > const struct rte_flow_item *item =3D pattern; > enum rte_flow_item_type item_type; > - > - if (item->type =3D=3D RTE_FLOW_ITEM_TYPE_END) > + struct rte_flow_item *items; > + uint32_t item_num =3D 0; /* non-void item number of pattern*/ > + uint32_t i =3D 0; > + static const struct { > + enum rte_flow_item_type *item_array; > + uint64_t type; > + } i40e_rss_pctype_patterns[] =3D { > + { pattern_fdir_ipv4, > + ETH_RSS_FRAG_IPV4 | > ETH_RSS_NONFRAG_IPV4_OTHER }, > + { pattern_fdir_ipv4_tcp, ETH_RSS_NONFRAG_IPV4_TCP }, > + { pattern_fdir_ipv4_udp, ETH_RSS_NONFRAG_IPV4_UDP }, > + { pattern_fdir_ipv4_sctp, ETH_RSS_NONFRAG_IPV4_SCTP }, > + { pattern_fdir_ipv6, > + ETH_RSS_FRAG_IPV6 | > ETH_RSS_NONFRAG_IPV6_OTHER }, > + { pattern_fdir_ipv6_tcp, ETH_RSS_NONFRAG_IPV6_TCP }, > + { pattern_fdir_ipv6_udp, ETH_RSS_NONFRAG_IPV6_UDP }, > + { pattern_fdir_ipv6_sctp, ETH_RSS_NONFRAG_IPV6_SCTP }, > + }; > + > + p_info->types =3D I40E_RSS_TYPE_INVALID; > + > + if (item->type =3D=3D RTE_FLOW_ITEM_TYPE_END) { > + p_info->types =3D I40E_RSS_TYPE_NONE; > return 0; > + } > + > + /* convert flow to pctype */ > + while ((pattern + i)->type !=3D RTE_FLOW_ITEM_TYPE_END) { > + if ((pattern + i)->type !=3D RTE_FLOW_ITEM_TYPE_VOID) > + item_num++; > + i++; > + } > + item_num++; > + > + items =3D rte_zmalloc("i40e_pattern", > + item_num * sizeof(struct rte_flow_item), 0); > + if (!items) { > + rte_flow_error_set(error, ENOMEM, > RTE_FLOW_ERROR_TYPE_ITEM_NUM, > + NULL, "No memory for PMD internal > items."); > + return -ENOMEM; > + } > + > + i40e_pattern_skip_void_item(items, pattern); > + > + for (i =3D 0; i < RTE_DIM(i40e_rss_pctype_patterns); i++) { > + if > (i40e_match_pattern(i40e_rss_pctype_patterns[i].item_array, > + items)) { > + p_info->types =3D i40e_rss_pctype_patterns[i].type; > + rte_free(items); > + return 0; > + } > + } > + > + rte_free(items); >=20 > for (; item->type !=3D RTE_FLOW_ITEM_TYPE_END; item++) { > if (item->last) { > @@ -4459,7 +4510,7 @@ i40e_flow_parse_rss_pattern(__rte_unused struct > rte_eth_dev *dev, > item_type =3D item->type; > switch (item_type) { > case RTE_FLOW_ITEM_TYPE_ETH: > - *action_flag =3D 1; > + p_info->action_flag =3D 1; > break; > case RTE_FLOW_ITEM_TYPE_VLAN: > vlan_spec =3D item->spec; > @@ -4472,7 +4523,7 @@ i40e_flow_parse_rss_pattern(__rte_unused struct > rte_eth_dev *dev, > vlan_spec->tci) >> 13) & 0x7; > info->region[0].user_priority_num =3D > 1; > info->queue_region_number =3D 1; > - *action_flag =3D 0; > + p_info->action_flag =3D 0; > } > } > break; > @@ -4500,12 +4551,14 @@ i40e_flow_parse_rss_pattern(__rte_unused > struct rte_eth_dev *dev, > * max index should be 7, and so on. And also, queue index should be > * continuous sequence and queue region index should be part of rss > * queue index for this port. > + * For hash params, the pctype in action and pattern must be same. > + * Set queue index or symmetric hash enable must be with non-types. > */ > static int > i40e_flow_parse_rss_action(struct rte_eth_dev *dev, > const struct rte_flow_action *actions, > struct rte_flow_error *error, > - uint8_t action_flag, > + struct i40e_rss_pattern_info p_info, > struct i40e_queue_regions *conf_info, > union i40e_filter_t *filter) > { > @@ -4516,7 +4569,7 @@ i40e_flow_parse_rss_action(struct rte_eth_dev > *dev, > struct i40e_rte_flow_rss_conf *rss_config =3D > &filter->rss_conf; > struct i40e_rte_flow_rss_conf *rss_info =3D &pf->rss_info; > - uint16_t i, j, n, tmp; > + uint16_t i, j, n, tmp, nb_types; > uint32_t index =3D 0; > uint64_t hf_bit =3D 1; >=20 > @@ -4535,7 +4588,7 @@ i40e_flow_parse_rss_action(struct rte_eth_dev > *dev, > return -rte_errno; > } >=20 > - if (action_flag) { > + if (p_info.action_flag) { > for (n =3D 0; n < 64; n++) { > if (rss->types & (hf_bit << n)) { > conf_info->region[0].hw_flowtype[0] =3D n; > @@ -4674,11 +4727,11 @@ i40e_flow_parse_rss_action(struct rte_eth_dev > *dev, > if (rss_config->queue_region_conf) > return 0; >=20 > - if (!rss || !rss->queue_num) { > + if (!rss) { > rte_flow_error_set(error, EINVAL, > RTE_FLOW_ERROR_TYPE_ACTION, > act, > - "no valid queues"); > + "no valid rules"); > return -rte_errno; > } >=20 > @@ -4692,19 +4745,40 @@ i40e_flow_parse_rss_action(struct rte_eth_dev > *dev, > } > } >=20 > - if (rss_info->conf.queue_num) { > - rte_flow_error_set(error, EINVAL, > - RTE_FLOW_ERROR_TYPE_ACTION, > - act, > - "rss only allow one valid rule"); > - return -rte_errno; > + if (rss->queue_num && (p_info.types || rss->types)) > + return rte_flow_error_set > + (error, ENOTSUP, RTE_FLOW_ERROR_TYPE_ACTION, > act, > + "pctype must be empty while configuring queue > region"); > + > + /* validate pattern and pctype */ > + if (!(rss->types & p_info.types) && > + (rss->types || p_info.types) && !rss->queue_num) > + return rte_flow_error_set > + (error, EINVAL, RTE_FLOW_ERROR_TYPE_ACTION, > + act, "invaild pctype"); > + > + nb_types =3D 0; > + for (n =3D 0; n < RTE_ETH_FLOW_MAX; n++) { > + if (rss->types & (hf_bit << n)) > + nb_types++; > + if (nb_types > 1) > + return rte_flow_error_set > + (error, ENOTSUP, > RTE_FLOW_ERROR_TYPE_ACTION, > + act, "multi pctype is not supported"); > } >=20 > + if (rss->func =3D=3D RTE_ETH_HASH_FUNCTION_SYMMETRIC_TOEPLITZ > && > + (p_info.types || rss->types || rss->queue_num)) > + return rte_flow_error_set > + (error, ENOTSUP, RTE_FLOW_ERROR_TYPE_ACTION, > act, > + "pctype and queues must be empty while" > + " setting SYMMETRIC hash function"); > + > /* Parse RSS related parameters from configuration */ > - if (rss->func !=3D RTE_ETH_HASH_FUNCTION_DEFAULT) > + if (rss->func >=3D RTE_ETH_HASH_FUNCTION_MAX) > return rte_flow_error_set > (error, ENOTSUP, RTE_FLOW_ERROR_TYPE_ACTION, > act, > - "non-default RSS hash functions are not supported"); > + "RSS hash functions are not supported"); > if (rss->level) > return rte_flow_error_set > (error, ENOTSUP, RTE_FLOW_ERROR_TYPE_ACTION, > act, @@ -4748,17 +4822,18 @@ i40e_parse_rss_filter(struct rte_eth_dev > *dev, { > int ret; > struct i40e_queue_regions info; > - uint8_t action_flag =3D 0; > + struct i40e_rss_pattern_info p_info; >=20 > memset(&info, 0, sizeof(struct i40e_queue_regions)); > + memset(&p_info, 0, sizeof(struct i40e_rss_pattern_info)); >=20 > ret =3D i40e_flow_parse_rss_pattern(dev, pattern, > - error, &action_flag, &info); > + error, &p_info, &info); > if (ret) > return ret; >=20 > ret =3D i40e_flow_parse_rss_action(dev, actions, error, > - action_flag, &info, filter); > + p_info, &info, filter); > if (ret) > return ret; >=20 > @@ -4777,15 +4852,33 @@ i40e_config_rss_filter_set(struct rte_eth_dev > *dev, { > struct i40e_pf *pf =3D I40E_DEV_PRIVATE_TO_PF(dev->data- > >dev_private); > struct i40e_hw *hw =3D I40E_DEV_PRIVATE_TO_HW(dev->data- > >dev_private); > + struct i40e_rte_flow_rss_filter *rss_filter; > int ret; >=20 > if (conf->queue_region_conf) { > ret =3D i40e_flush_queue_region_all_conf(dev, hw, pf, 1); > - conf->queue_region_conf =3D 0; > } else { > ret =3D i40e_config_rss_filter(pf, conf, 1); > } > - return ret; > + > + if (ret) > + return ret; > + > + rss_filter =3D rte_zmalloc("i40e_rte_flow_rss_filter", > + sizeof(*rss_filter), 0); > + if (rss_filter =3D=3D NULL) { > + PMD_DRV_LOG(ERR, "Failed to alloc memory."); > + return -ENOMEM; > + } > + rss_filter->rss_filter_info =3D *conf; > + /* the rull new created is always valid > + * the existing rull covered by new rull will be set invalid > + */ > + rss_filter->rss_filter_info.valid =3D true; > + > + TAILQ_INSERT_TAIL(&pf->rss_info_list, rss_filter, next); > + > + return 0; > } >=20 > static int > @@ -4794,10 +4887,20 @@ i40e_config_rss_filter_del(struct rte_eth_dev > *dev, { > struct i40e_pf *pf =3D I40E_DEV_PRIVATE_TO_PF(dev->data- > >dev_private); > struct i40e_hw *hw =3D I40E_DEV_PRIVATE_TO_HW(dev->data- > >dev_private); > + struct i40e_rte_flow_rss_filter *rss_filter; >=20 > - i40e_flush_queue_region_all_conf(dev, hw, pf, 0); > + if (conf->queue_region_conf) > + i40e_flush_queue_region_all_conf(dev, hw, pf, 0); > + else > + i40e_config_rss_filter(pf, conf, 0); >=20 > - i40e_config_rss_filter(pf, conf, 0); > + TAILQ_FOREACH(rss_filter, &pf->rss_info_list, next) { > + if (!memcmp(&rss_filter->rss_filter_info, conf, > + sizeof(struct rte_flow_action_rss))) { > + TAILQ_REMOVE(&pf->rss_info_list, rss_filter, next); > + rte_free(rss_filter); > + } > + } > return 0; > } >=20 > @@ -4940,7 +5043,8 @@ i40e_flow_create(struct rte_eth_dev *dev, > &cons_filter.rss_conf); > if (ret) > goto free_flow; > - flow->rule =3D &pf->rss_info; > + flow->rule =3D TAILQ_LAST(&pf->rss_info_list, > + i40e_rss_conf_list); > break; > default: > goto free_flow; > @@ -4990,7 +5094,7 @@ i40e_flow_destroy(struct rte_eth_dev *dev, > break; > case RTE_ETH_FILTER_HASH: > ret =3D i40e_config_rss_filter_del(dev, > - (struct i40e_rte_flow_rss_conf *)flow->rule); > + &((struct i40e_rte_flow_rss_filter *)flow->rule)- > >rss_filter_info); > break; > default: > PMD_DRV_LOG(WARNING, "Filter type (%d) not supported", > @@ -5248,13 +5352,27 @@ static int i40e_flow_flush_rss_filter(struct > rte_eth_dev *dev) { > struct i40e_pf *pf =3D I40E_DEV_PRIVATE_TO_PF(dev->data- > >dev_private); > - struct i40e_rte_flow_rss_conf *rss_info =3D &pf->rss_info; > struct i40e_hw *hw =3D I40E_DEV_PRIVATE_TO_HW(dev->data- > >dev_private); > + struct rte_flow *flow; > + void *temp; > int32_t ret =3D -EINVAL; >=20 > ret =3D i40e_flush_queue_region_all_conf(dev, hw, pf, 0); >=20 > - if (rss_info->conf.queue_num) > - ret =3D i40e_config_rss_filter(pf, rss_info, FALSE); > + /* Delete rss flows in flow list. */ > + TAILQ_FOREACH_SAFE(flow, &pf->flow_list, node, temp) { > + if (flow->filter_type !=3D RTE_ETH_FILTER_HASH) > + continue; > + > + if (flow->rule) { > + ret =3D i40e_config_rss_filter_del(dev, > + &((struct i40e_rte_flow_rss_filter *)flow- > >rule)->rss_filter_info); > + if (ret) > + return ret; > + } > + TAILQ_REMOVE(&pf->flow_list, flow, node); > + rte_free(flow); > + } > + > return ret; > } > -- > 2.17.1