From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: <Honnappa.Nagarahalli@arm.com> Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70088.outbound.protection.outlook.com [40.107.7.88]) by dpdk.org (Postfix) with ESMTP id 590C01B3B8 for <dev@dpdk.org>; Mon, 15 Apr 2019 22:44:41 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector1-arm-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Kdx7FRilv/ZjWxtfqBkKmb8cMSyZaty4Aab/7AX2io4=; b=bC2fI0BFefeESY3dyanLCPWODx3JWYrAaw0FeY9CPUEH/DlyF4gVvUHYCI3cKudWTREByVEb45xm30l64++bxOTUel1aY3HRZ8Ba6eP2fYsLyNLegUFqcgZOL8mpUvW9+P90jp0RbVJuhgrP5g81a7lDzmt6twpRD0zgIsuAZ+k= Received: from VE1PR08MB5149.eurprd08.prod.outlook.com (20.179.30.152) by VE1PR08MB4800.eurprd08.prod.outlook.com (10.255.114.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1792.14; Mon, 15 Apr 2019 20:44:40 +0000 Received: from VE1PR08MB5149.eurprd08.prod.outlook.com ([fe80::e0ae:ecad:ec5:8177]) by VE1PR08MB5149.eurprd08.prod.outlook.com ([fe80::e0ae:ecad:ec5:8177%2]) with mapi id 15.20.1792.018; Mon, 15 Apr 2019 20:44:40 +0000 From: Honnappa Nagarahalli <Honnappa.Nagarahalli@arm.com> To: "yskoh@mellanox.com" <yskoh@mellanox.com> CC: "jerinj@marvell.com" <jerinj@marvell.com>, "bruce.richardson@intel.com" <bruce.richardson@intel.com>, Pavan Nikhilesh Bhagavatula <pbhagavatula@marvell.com>, Shahaf Shuler <shahafs@mellanox.com>, "dev@dpdk.org" <dev@dpdk.org>, "thomas@monjalon.net" <thomas@monjalon.net>, "Gavin Hu (Arm Technology China)" <Gavin.Hu@arm.com>, Honnappa Nagarahalli <Honnappa.Nagarahalli@arm.com>, nd <nd@arm.com>, nd <nd@arm.com> Thread-Topic: [EXT] [PATCH 2/6] meson: change default cache line size for cortex-a72 Thread-Index: AQHU8Yb4imTG5knQF0WAOuqpUrB6m6Y5pVqAgAL4iJCAAJ9JgIAAds2AgAAAW7A= Date: Mon, 15 Apr 2019 20:44:39 +0000 Message-ID: <VE1PR08MB514903996B231FA5D6E072C2982B0@VE1PR08MB5149.eurprd08.prod.outlook.com> References: <20190412232451.30197-1-yskoh@mellanox.com> <20190412232451.30197-3-yskoh@mellanox.com> <BYAPR18MB24248C9353FC4990051E7DE8C8290@BYAPR18MB2424.namprd18.prod.outlook.com> <VE1PR08MB514985341EAE0821BBF273F8982B0@VE1PR08MB5149.eurprd08.prod.outlook.com> <VE1PR08MB51494A29CA3F486E23B7F6BD982B0@VE1PR08MB5149.eurprd08.prod.outlook.com> <CD648AFB-AAC0-4DF0-A43B-3F485AB1791B@mellanox.com> In-Reply-To: <CD648AFB-AAC0-4DF0-A43B-3F485AB1791B@mellanox.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: spf=none (sender IP is ) smtp.mailfrom=Honnappa.Nagarahalli@arm.com; x-originating-ip: [217.140.111.135] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 9f766f53-116a-4ca1-a0f9-08d6c1e32e71 x-ms-office365-filtering-ht: Tenant x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(5600140)(711020)(4605104)(4618075)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(2017052603328)(7193020); SRVR:VE1PR08MB4800; x-ms-traffictypediagnostic: VE1PR08MB4800: x-ms-exchange-purlcount: 1 x-ld-processed: f34e5979-57d9-4aaa-ad4d-b122a662184d,ExtAddr nodisclaimer: True x-microsoft-antispam-prvs: <VE1PR08MB48007C3792E7290F0DBBD89D982B0@VE1PR08MB4800.eurprd08.prod.outlook.com> x-forefront-prvs: 000800954F x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(39860400002)(376002)(346002)(136003)(366004)(396003)(199004)(189003)(2501003)(14444005)(5660300002)(7736002)(14454004)(86362001)(4326008)(55016002)(8676002)(81166006)(256004)(316002)(52536014)(9686003)(66066001)(2351001)(54906003)(1730700003)(106356001)(81156014)(6306002)(68736007)(8936002)(99286004)(305945005)(72206003)(966005)(53936002)(105586002)(93886005)(229853002)(186003)(3846002)(71200400001)(5640700003)(2906002)(45080400002)(11346002)(476003)(71190400001)(76176011)(486006)(7696005)(446003)(6436002)(33656002)(74316002)(6246003)(26005)(478600001)(97736004)(6116002)(6506007)(6916009)(25786009)(102836004); DIR:OUT; SFP:1101; SCL:1; SRVR:VE1PR08MB4800; H:VE1PR08MB5149.eurprd08.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: arm.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: UJP8mCGnFkcuhuN7gaL3wWSG0dDdi/MeSn5PDQdvFaCn7GltOgr7KSp9Hbm0H2V/R6zPsv9PGmm6TMQwmE85xwdC5eilsmyHMT4kr5v5al6CjN9Qw7LH1gjGBH5Lb/IFy+mzZDijv1Ly8i6iTkJ+ZrCOGT/ByL7vwP/4moZz2vpDhdWzImhrsH0fAFnHawIoBL6pGkTMtd/iMlZNkKB24DcOQ2VBIlwNUic01N2y7a3ddyt1Z6Db7lccF00kC7S6Ajwq98zmGSiDWLDheJME2p0nOsnRXvZBxrIwpMuOky438N8ZIvNgZRf004Pmz0+0S2nx+ZyC4aMja1lTRgRS+QPwqmMyqF4rS1wN02wDq2tCo8xJaNmD86KDROrx12QmZgCgbpikIjPEbRIHsBavxvv0tLGz5izYYr7eARefk2E= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-Network-Message-Id: 9f766f53-116a-4ca1-a0f9-08d6c1e32e71 X-MS-Exchange-CrossTenant-originalarrivaltime: 15 Apr 2019 20:44:39.9158 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR08MB4800 Subject: Re: [dpdk-dev] [EXT] [PATCH 2/6] meson: change default cache line size for cortex-a72 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions <dev.dpdk.org> List-Unsubscribe: <https://mails.dpdk.org/options/dev>, <mailto:dev-request@dpdk.org?subject=unsubscribe> List-Archive: <http://mails.dpdk.org/archives/dev/> List-Post: <mailto:dev@dpdk.org> List-Help: <mailto:dev-request@dpdk.org?subject=help> List-Subscribe: <https://mails.dpdk.org/listinfo/dev>, <mailto:dev-request@dpdk.org?subject=subscribe> X-List-Received-Date: Mon, 15 Apr 2019 20:44:41 -0000 > > > >> > >>>> > >>>> ------------------------------------------------------------------- > >>>> - > >>>> -- Per the email discussion [1], the default cache line size of > >>>> armv8 > >>>> cortex-a72 is changed to 64 bytes. > >>> > >>> IMO, In git commit you remove the reference to specific discussion > >>> and Update the reason correctly. > >>> > >>> > >>>> > >>>> [1] > >>>> > https://eur03.safelinks.protection.outlook.com/?url=3Dhttps%3A%2F%2Fm > >>>> ails.dpdk.org%2Farchives%2Fdev%2F2019- > January%2F123218.html&dat > >>>> > a=3D02%7C01%7Cyskoh%40mellanox.com%7C4c0cdd9535c84c8dd3c008d6c1a > 7f5eb > >>>> %7Ca652971c7d2e4d9ba6a4d149256f461b%7C0%7C0%7C6369093244 > 74698429&am > >>>> > p;sdata=3DUJO2lBtnYWSs5ud8CsAL7oGXH571f6zGjrVmP2SRChw%3D&re > served > >>>> =3D0 > >>>> > >>>> Signed-off-by: Yongseok Koh <yskoh@mellanox.com> > >>>> --- > >>>> config/arm/meson.build | 4 +++- > >>>> 1 file changed, 3 insertions(+), 1 deletion(-) > >>>> > >>>> diff --git a/config/arm/meson.build b/config/arm/meson.build index > >>>> e00b894523..73c581948c 100644 > >>>> --- a/config/arm/meson.build > >>>> +++ b/config/arm/meson.build > >>>> @@ -51,6 +51,8 @@ flags_dpaa2 =3D [ > >>>> ['RTE_MAX_LCORE', 16], > >>>> ['RTE_LIBRTE_DPAA2_USE_PHYS_IOVA', false]] flags_default_extra > >>> =3D [] > >>>> +flags_cortex_a72_extra =3D [ > >>>> + ['RTE_CACHE_LINE_SIZE', 64]] > >>>> flags_thunderx_extra =3D [ > >> Which tree does this patch apply to? I do not see the above line in > master. > > Please ignore this comment, I missed the dependency provided in 0/6 > > > >> > >>>> ['RTE_MACHINE', '"thunderx"'], > >>>> ['RTE_USE_C11_MEM_MODEL', false]] > >>>> @@ -73,7 +75,7 @@ machine_args_generic =3D [ > >>>> ['0xd03', ['-mcpu=3Dcortex-a53']], > >>>> ['0xd04', ['-mcpu=3Dcortex-a35']], > >>>> ['0xd07', ['-mcpu=3Dcortex-a57']], > >>>> - ['0xd08', ['-mcpu=3Dcortex-a72']], > >>>> + ['0xd08', ['-mcpu=3Dcortex-a72'], flags_cortex_a72_extra], > >>>> ['0xd09', ['-mcpu=3Dcortex-a73']], > >>>> ['0xd0a', ['-mcpu=3Dcortex-a75']]] > >>> > >>> I think, flags_cortex_a72_extra() can be changed to > >>> flags_vendor_arm_extra or something similar And update the > following > >>> CPUs also not just cortex-a72. > >>> > >> Why not add 'flags_arm' similar to flags_dpaa2/flag_cavium etc? All > >> the listed Arm cores are 64B cache line size. >=20 > If so, I'd take your approach - flags_arm. > If we have an exception (CL size is 128 for some cpu) someday, then we > can add an extra flag for that. >=20 Agree. I see the likelihood to be slim given the list of CPUs with 64B > > Just to complete the thought, impl_0x41 can use 'flags_arm' instead of > 'flags_generic'. IMO, current use of 'flags_generic' in impl_0x41 is inco= rrect. > > > >> > >>> ['0xd03', ['-mcpu=3Dcortex-a53']], > >>> ['0xd04', ['-mcpu=3Dcortex-a35']], > >>> ['0xd05', ['-mcpu=3Dcortex-a55']], > >>> ['0xd07', ['-mcpu=3Dcortex-a57']], > >>> ['0xd08', ['-mcpu=3Dcortex-a72']], > >>> ['0xd09', ['-mcpu=3Dcortex-a73']], > >>> ['0xd0a', ['-mcpu=3Dcortex-a75']], > >>> ['0xd0b', ['-mcpu=3Dcortex-a76']], > >>> > >>> > >>>> > >>>> -- > >>>> 2.21.0.196.g041f5ea > > From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: <dev-bounces@dpdk.org> Received: from dpdk.org (dpdk.org [92.243.14.124]) by dpdk.space (Postfix) with ESMTP id 4CE9AA00E6 for <public@inbox.dpdk.org>; Mon, 15 Apr 2019 22:44:43 +0200 (CEST) Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 00FE51B3BA; Mon, 15 Apr 2019 22:44:42 +0200 (CEST) Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70088.outbound.protection.outlook.com [40.107.7.88]) by dpdk.org (Postfix) with ESMTP id 590C01B3B8 for <dev@dpdk.org>; Mon, 15 Apr 2019 22:44:41 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector1-arm-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Kdx7FRilv/ZjWxtfqBkKmb8cMSyZaty4Aab/7AX2io4=; b=bC2fI0BFefeESY3dyanLCPWODx3JWYrAaw0FeY9CPUEH/DlyF4gVvUHYCI3cKudWTREByVEb45xm30l64++bxOTUel1aY3HRZ8Ba6eP2fYsLyNLegUFqcgZOL8mpUvW9+P90jp0RbVJuhgrP5g81a7lDzmt6twpRD0zgIsuAZ+k= Received: from VE1PR08MB5149.eurprd08.prod.outlook.com (20.179.30.152) by VE1PR08MB4800.eurprd08.prod.outlook.com (10.255.114.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1792.14; Mon, 15 Apr 2019 20:44:40 +0000 Received: from VE1PR08MB5149.eurprd08.prod.outlook.com ([fe80::e0ae:ecad:ec5:8177]) by VE1PR08MB5149.eurprd08.prod.outlook.com ([fe80::e0ae:ecad:ec5:8177%2]) with mapi id 15.20.1792.018; Mon, 15 Apr 2019 20:44:40 +0000 From: Honnappa Nagarahalli <Honnappa.Nagarahalli@arm.com> To: "yskoh@mellanox.com" <yskoh@mellanox.com> CC: "jerinj@marvell.com" <jerinj@marvell.com>, "bruce.richardson@intel.com" <bruce.richardson@intel.com>, Pavan Nikhilesh Bhagavatula <pbhagavatula@marvell.com>, Shahaf Shuler <shahafs@mellanox.com>, "dev@dpdk.org" <dev@dpdk.org>, "thomas@monjalon.net" <thomas@monjalon.net>, "Gavin Hu (Arm Technology China)" <Gavin.Hu@arm.com>, Honnappa Nagarahalli <Honnappa.Nagarahalli@arm.com>, nd <nd@arm.com>, nd <nd@arm.com> Thread-Topic: [EXT] [PATCH 2/6] meson: change default cache line size for cortex-a72 Thread-Index: AQHU8Yb4imTG5knQF0WAOuqpUrB6m6Y5pVqAgAL4iJCAAJ9JgIAAds2AgAAAW7A= Date: Mon, 15 Apr 2019 20:44:39 +0000 Message-ID: <VE1PR08MB514903996B231FA5D6E072C2982B0@VE1PR08MB5149.eurprd08.prod.outlook.com> References: <20190412232451.30197-1-yskoh@mellanox.com> <20190412232451.30197-3-yskoh@mellanox.com> <BYAPR18MB24248C9353FC4990051E7DE8C8290@BYAPR18MB2424.namprd18.prod.outlook.com> <VE1PR08MB514985341EAE0821BBF273F8982B0@VE1PR08MB5149.eurprd08.prod.outlook.com> <VE1PR08MB51494A29CA3F486E23B7F6BD982B0@VE1PR08MB5149.eurprd08.prod.outlook.com> <CD648AFB-AAC0-4DF0-A43B-3F485AB1791B@mellanox.com> In-Reply-To: <CD648AFB-AAC0-4DF0-A43B-3F485AB1791B@mellanox.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: spf=none (sender IP is ) smtp.mailfrom=Honnappa.Nagarahalli@arm.com; x-originating-ip: [217.140.111.135] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 9f766f53-116a-4ca1-a0f9-08d6c1e32e71 x-ms-office365-filtering-ht: Tenant x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(5600140)(711020)(4605104)(4618075)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(2017052603328)(7193020); SRVR:VE1PR08MB4800; x-ms-traffictypediagnostic: VE1PR08MB4800: x-ms-exchange-purlcount: 1 x-ld-processed: f34e5979-57d9-4aaa-ad4d-b122a662184d,ExtAddr nodisclaimer: True x-microsoft-antispam-prvs: <VE1PR08MB48007C3792E7290F0DBBD89D982B0@VE1PR08MB4800.eurprd08.prod.outlook.com> x-forefront-prvs: 000800954F x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(39860400002)(376002)(346002)(136003)(366004)(396003)(199004)(189003)(2501003)(14444005)(5660300002)(7736002)(14454004)(86362001)(4326008)(55016002)(8676002)(81166006)(256004)(316002)(52536014)(9686003)(66066001)(2351001)(54906003)(1730700003)(106356001)(81156014)(6306002)(68736007)(8936002)(99286004)(305945005)(72206003)(966005)(53936002)(105586002)(93886005)(229853002)(186003)(3846002)(71200400001)(5640700003)(2906002)(45080400002)(11346002)(476003)(71190400001)(76176011)(486006)(7696005)(446003)(6436002)(33656002)(74316002)(6246003)(26005)(478600001)(97736004)(6116002)(6506007)(6916009)(25786009)(102836004); DIR:OUT; SFP:1101; SCL:1; SRVR:VE1PR08MB4800; H:VE1PR08MB5149.eurprd08.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: arm.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: UJP8mCGnFkcuhuN7gaL3wWSG0dDdi/MeSn5PDQdvFaCn7GltOgr7KSp9Hbm0H2V/R6zPsv9PGmm6TMQwmE85xwdC5eilsmyHMT4kr5v5al6CjN9Qw7LH1gjGBH5Lb/IFy+mzZDijv1Ly8i6iTkJ+ZrCOGT/ByL7vwP/4moZz2vpDhdWzImhrsH0fAFnHawIoBL6pGkTMtd/iMlZNkKB24DcOQ2VBIlwNUic01N2y7a3ddyt1Z6Db7lccF00kC7S6Ajwq98zmGSiDWLDheJME2p0nOsnRXvZBxrIwpMuOky438N8ZIvNgZRf004Pmz0+0S2nx+ZyC4aMja1lTRgRS+QPwqmMyqF4rS1wN02wDq2tCo8xJaNmD86KDROrx12QmZgCgbpikIjPEbRIHsBavxvv0tLGz5izYYr7eARefk2E= Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-Network-Message-Id: 9f766f53-116a-4ca1-a0f9-08d6c1e32e71 X-MS-Exchange-CrossTenant-originalarrivaltime: 15 Apr 2019 20:44:39.9158 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR08MB4800 Subject: Re: [dpdk-dev] [EXT] [PATCH 2/6] meson: change default cache line size for cortex-a72 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions <dev.dpdk.org> List-Unsubscribe: <https://mails.dpdk.org/options/dev>, <mailto:dev-request@dpdk.org?subject=unsubscribe> List-Archive: <http://mails.dpdk.org/archives/dev/> List-Post: <mailto:dev@dpdk.org> List-Help: <mailto:dev-request@dpdk.org?subject=help> List-Subscribe: <https://mails.dpdk.org/listinfo/dev>, <mailto:dev-request@dpdk.org?subject=subscribe> Errors-To: dev-bounces@dpdk.org Sender: "dev" <dev-bounces@dpdk.org> Message-ID: <20190415204439.n42wDOC5OWbclGX5JrIaQD_w-S_LIxIoImpjT80-XSI@z> > > > >> > >>>> > >>>> ------------------------------------------------------------------- > >>>> - > >>>> -- Per the email discussion [1], the default cache line size of > >>>> armv8 > >>>> cortex-a72 is changed to 64 bytes. > >>> > >>> IMO, In git commit you remove the reference to specific discussion > >>> and Update the reason correctly. > >>> > >>> > >>>> > >>>> [1] > >>>> > https://eur03.safelinks.protection.outlook.com/?url=3Dhttps%3A%2F%2Fm > >>>> ails.dpdk.org%2Farchives%2Fdev%2F2019- > January%2F123218.html&dat > >>>> > a=3D02%7C01%7Cyskoh%40mellanox.com%7C4c0cdd9535c84c8dd3c008d6c1a > 7f5eb > >>>> %7Ca652971c7d2e4d9ba6a4d149256f461b%7C0%7C0%7C6369093244 > 74698429&am > >>>> > p;sdata=3DUJO2lBtnYWSs5ud8CsAL7oGXH571f6zGjrVmP2SRChw%3D&re > served > >>>> =3D0 > >>>> > >>>> Signed-off-by: Yongseok Koh <yskoh@mellanox.com> > >>>> --- > >>>> config/arm/meson.build | 4 +++- > >>>> 1 file changed, 3 insertions(+), 1 deletion(-) > >>>> > >>>> diff --git a/config/arm/meson.build b/config/arm/meson.build index > >>>> e00b894523..73c581948c 100644 > >>>> --- a/config/arm/meson.build > >>>> +++ b/config/arm/meson.build > >>>> @@ -51,6 +51,8 @@ flags_dpaa2 =3D [ > >>>> ['RTE_MAX_LCORE', 16], > >>>> ['RTE_LIBRTE_DPAA2_USE_PHYS_IOVA', false]] flags_default_extra > >>> =3D [] > >>>> +flags_cortex_a72_extra =3D [ > >>>> + ['RTE_CACHE_LINE_SIZE', 64]] > >>>> flags_thunderx_extra =3D [ > >> Which tree does this patch apply to? I do not see the above line in > master. > > Please ignore this comment, I missed the dependency provided in 0/6 > > > >> > >>>> ['RTE_MACHINE', '"thunderx"'], > >>>> ['RTE_USE_C11_MEM_MODEL', false]] > >>>> @@ -73,7 +75,7 @@ machine_args_generic =3D [ > >>>> ['0xd03', ['-mcpu=3Dcortex-a53']], > >>>> ['0xd04', ['-mcpu=3Dcortex-a35']], > >>>> ['0xd07', ['-mcpu=3Dcortex-a57']], > >>>> - ['0xd08', ['-mcpu=3Dcortex-a72']], > >>>> + ['0xd08', ['-mcpu=3Dcortex-a72'], flags_cortex_a72_extra], > >>>> ['0xd09', ['-mcpu=3Dcortex-a73']], > >>>> ['0xd0a', ['-mcpu=3Dcortex-a75']]] > >>> > >>> I think, flags_cortex_a72_extra() can be changed to > >>> flags_vendor_arm_extra or something similar And update the > following > >>> CPUs also not just cortex-a72. > >>> > >> Why not add 'flags_arm' similar to flags_dpaa2/flag_cavium etc? All > >> the listed Arm cores are 64B cache line size. >=20 > If so, I'd take your approach - flags_arm. > If we have an exception (CL size is 128 for some cpu) someday, then we > can add an extra flag for that. >=20 Agree. I see the likelihood to be slim given the list of CPUs with 64B > > Just to complete the thought, impl_0x41 can use 'flags_arm' instead of > 'flags_generic'. IMO, current use of 'flags_generic' in impl_0x41 is inco= rrect. > > > >> > >>> ['0xd03', ['-mcpu=3Dcortex-a53']], > >>> ['0xd04', ['-mcpu=3Dcortex-a35']], > >>> ['0xd05', ['-mcpu=3Dcortex-a55']], > >>> ['0xd07', ['-mcpu=3Dcortex-a57']], > >>> ['0xd08', ['-mcpu=3Dcortex-a72']], > >>> ['0xd09', ['-mcpu=3Dcortex-a73']], > >>> ['0xd0a', ['-mcpu=3Dcortex-a75']], > >>> ['0xd0b', ['-mcpu=3Dcortex-a76']], > >>> > >>> > >>>> > >>>> -- > >>>> 2.21.0.196.g041f5ea > >