From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from dpdk.org (dpdk.org [92.243.14.124]) by inbox.dpdk.org (Postfix) with ESMTP id 65396A0613 for ; Fri, 30 Aug 2019 10:25:18 +0200 (CEST) Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 9BD391E887; Fri, 30 Aug 2019 10:25:17 +0200 (CEST) Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-eopbgr150075.outbound.protection.outlook.com [40.107.15.75]) by dpdk.org (Postfix) with ESMTP id 90DC81E886 for ; Fri, 30 Aug 2019 10:25:16 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=H4RwnUF7+HvrhOlf/jZJvB7I13fvonYO11ECEtZqjGg=; b=uxWQjlHhZFgCVaf0X4d2rk/tufmLgSz7dLypzO9zXYS8oeybAHRnIDSC5z8XPVxjYrZfihjPobOnwlyPb8jfp0Ae83il7UFY1orgGsVVH8y44GmYwsGX2LgrL0dE9QNUMT5G5GfgiqXTRxLzcImGsd3xJk4C+ugi/3INabugabI= Received: from DB6PR0801CA0064.eurprd08.prod.outlook.com (2603:10a6:4:2b::32) by AM0PR08MB4947.eurprd08.prod.outlook.com (2603:10a6:208:158::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2199.19; Fri, 30 Aug 2019 08:25:14 +0000 Received: from VE1EUR03FT007.eop-EUR03.prod.protection.outlook.com (2a01:111:f400:7e09::208) by DB6PR0801CA0064.outlook.office365.com (2603:10a6:4:2b::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.2220.19 via Frontend Transport; Fri, 30 Aug 2019 08:25:14 +0000 Authentication-Results: spf=temperror (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dpdk.org; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dpdk.org; dmarc=temperror action=none header.from=arm.com; Received-SPF: TempError (protection.outlook.com: error in processing during lookup of arm.com: DNS Timeout) Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by VE1EUR03FT007.mail.protection.outlook.com (10.152.18.114) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.2220.16 via Frontend Transport; Fri, 30 Aug 2019 08:25:12 +0000 Received: ("Tessian outbound f83cc93ed55d:v27"); Fri, 30 Aug 2019 08:25:12 +0000 X-CR-MTA-TID: 64aa7808 Received: from fd07b0301e7f.1 (ip-172-16-0-2.eu-west-1.compute.internal [104.47.0.59]) by 64aa7808-outbound-1.mta.getcheckrecipient.com id 5C1FBA08-822A-4CA7-9619-BB06EC2FD70B.1; Fri, 30 Aug 2019 08:25:07 +0000 Received: from EUR01-HE1-obe.outbound.protection.outlook.com (mail-he1eur01lp2059.outbound.protection.outlook.com [104.47.0.59]) by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id fd07b0301e7f.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Fri, 30 Aug 2019 08:25:07 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=A+fKoFr3XGiFGagpE1mXHmFdQsruof+Yjdv1ObFo7RHk7kuSpjIFmtZU6sq6tOUqUISUY5J68u8oDGPKnTmNLy9ZBmzZCApQhvKHIDfzmMVHVbmyA1L/BPtjIM0bGrTN2seE2HM13rsk/jaqOCaJus42rh/eqJRITUflvzQtSM8M3swc0oIYXJ3He/cVzB7ZUBISpW0mPMnK4yeF33g2bKEIucTxjQsTRZ1RdZXGAFOu/kLQanIv8fE0x3QD3LWUf3yqcOomDC9WrSF4V37wHkU2uY4/i1DNfJQ/CmdpkEWp8nZgvdVcc2oY/I0FoalAldd+RKcn45/qxaMLkj6W3Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SFxJwf5bFADqv68uXZpST2dk6caDc7uFrO02BzlRbzQ=; b=AaPfJp5hhHirUec1guFFOjr1dMvXYRwRb6r6pNy+aTT41pZc7IzrDDuRB8CZI0Bm0Bg2lQgOF9IrD6Q0lnakJguggAiFQUFcgT1AP2/57qkv8dBDg55feeFbbTlsN08znLBFn+dreTijIMFE3ojrG5Uxd/1z06vIsosuk6YUHdgyV7QHLez3rbnZm6uLhC5Ravb3RTaavQbf5nrs5nBh67EoO8tpdW6ffCQfOWdoVX9M7j9XVJSr/j5qKTrviXfIzMIHZiGoexPO3ypGTZJDpQo6hkmUkpI/tC2a8S+Vx0N/TIOUwVSq3clrPwjxgxuuswMMNWCYG4OxJf0hZqDdIg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SFxJwf5bFADqv68uXZpST2dk6caDc7uFrO02BzlRbzQ=; b=ov5ejSrLQSip6VeH4Fza8+TGMPT5RqUg+h41GXCpMfBTNXDPK3R6egJqer//QqC1I4x2y3zLj0RcLnxi0mt/jJHrz/97ubCGtNM4CkengEc3gzeAH/OwR5O3ZWNDo85Lcj/op5x+n+PAYRq6P9yC3g5W8VFPi/DAnJ4+yN3DbOs= Received: from VI1PR08MB5376.eurprd08.prod.outlook.com (52.133.244.200) by VI1PR08MB3805.eurprd08.prod.outlook.com (20.178.14.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2199.21; Fri, 30 Aug 2019 08:25:04 +0000 Received: from VI1PR08MB5376.eurprd08.prod.outlook.com ([fe80::dc84:8edf:ba9f:faeb]) by VI1PR08MB5376.eurprd08.prod.outlook.com ([fe80::dc84:8edf:ba9f:faeb%2]) with mapi id 15.20.2220.013; Fri, 30 Aug 2019 08:25:04 +0000 From: "Gavin Hu (Arm Technology China)" To: "Wei Hu (Xavier)" , "dev@dpdk.org" CC: "linuxarm@huawei.com" , "xavier_huwei@163.com" , "liudongdong3@huawei.com" , "forest.zhouchang@huawei.com" Thread-Topic: [dpdk-dev] [PATCH 02/22] net/hns3: add some definitions for data structure and macro Thread-Index: AQHVWbmiSaZ6zxaVR0inIKCd16J23qcTVL3g Date: Fri, 30 Aug 2019 08:25:04 +0000 Message-ID: References: <1566568031-45991-1-git-send-email-xavier.huwei@huawei.com> <1566568031-45991-3-git-send-email-xavier.huwei@huawei.com> In-Reply-To: <1566568031-45991-3-git-send-email-xavier.huwei@huawei.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-ts-tracking-id: afe24884-1e67-474f-a651-c45da5944a24.0 x-checkrecipientchecked: true Authentication-Results-Original: spf=none (sender IP is ) smtp.mailfrom=Gavin.Hu@arm.com; x-originating-ip: [113.29.88.7] x-ms-publictraffictype: Email X-MS-Office365-Filtering-Correlation-Id: 41508b9d-a93f-4bfe-04ca-08d72d239416 X-MS-Office365-Filtering-HT: Tenant X-Microsoft-Antispam-Untrusted: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(7168020)(4627221)(201703031133081)(201702281549075)(8990200)(5600166)(711020)(4605104)(1401327)(4618075)(2017052603328)(7193020); SRVR:VI1PR08MB3805; X-MS-TrafficTypeDiagnostic: VI1PR08MB3805:|AM0PR08MB4947: X-MS-Exchange-PUrlCount: 1 X-Microsoft-Antispam-PRVS: x-checkrecipientrouted: true x-ms-oob-tlc-oobclassifiers: OLM:6790;OLM:6790; x-forefront-prvs: 0145758B1D X-Forefront-Antispam-Report-Untrusted: SFV:NSPM; SFS:(10009020)(4636009)(346002)(366004)(39860400002)(376002)(396003)(136003)(13464003)(199004)(189003)(33656002)(4326008)(102836004)(256004)(53946003)(9686003)(25786009)(76116006)(14444005)(5660300002)(86362001)(966005)(53936002)(52536014)(64756008)(8936002)(71190400001)(229853002)(110136005)(71200400001)(6246003)(54906003)(66066001)(55016002)(316002)(74316002)(99286004)(2501003)(76176011)(7696005)(2906002)(476003)(3846002)(6306002)(66556008)(66946007)(66476007)(6116002)(486006)(81156014)(53546011)(6506007)(186003)(7736002)(30864003)(305945005)(26005)(6436002)(11346002)(446003)(478600001)(66446008)(55236004)(81166006)(14454004)(579004); DIR:OUT; SFP:1101; SCL:1; SRVR:VI1PR08MB3805; H:VI1PR08MB5376.eurprd08.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: arm.com does not designate permitted sender hosts) X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam-Message-Info-Original: A+6NTrTcjoGjWQd6l/wCQpT1ume5JEfJE1nECTKYUei199Zvbbt5AzNf5YHYuWjdGIDtcdnKT+0Lx17ikoj4DoszaJ0CvHjM9BcahTZtg7tgVxBzCn2b0b9iD/vl8A/LdA30WnhNeggBc1UE9qCQSdEDMNZ0stsbvHC02Fgz/jd6/ob71rdu9e85VqUHVgN/XIrT7gHrvuz1o7Moky1eYBZzoHL92GoKMvyBH3jcZsZsdRPNNMYstu1dZ2izhGWRr4xQ0SMY5qJuuzIMaFRwBTcrYChEn+6fQwkvad1oNQR8UMRzyWpUN1eVu0aKo2mUY1BYAXp+n9SDIUBtxoJz4Wt1pZLH/CcWFRBpqsiCdE2PXYuIWtavC/iRB5bbrqmUq5Y9XybMeBkz/8R32SH0Xk/ExhPSgYyNu3TgpxhzLx8= x-ms-exchange-transport-forked: True Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR08MB3805 Original-Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=Gavin.Hu@arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: VE1EUR03FT007.eop-EUR03.prod.protection.outlook.com X-Forefront-Antispam-Report: CIP:63.35.35.123; IPV:CAL; SCL:-1; CTRY:IE; EFV:NLI; SFV:NSPM; SFS:(10009020)(4636009)(136003)(376002)(396003)(39860400002)(346002)(2980300002)(13464003)(199004)(189003)(40434004)(14444005)(966005)(5024004)(4326008)(70206006)(70586007)(74316002)(81156014)(30864003)(47776003)(2501003)(66066001)(81166006)(14454004)(46406003)(316002)(23726003)(6116002)(86362001)(3846002)(446003)(8746002)(22756006)(33656002)(11346002)(356004)(110136005)(229853002)(76130400001)(25786009)(478600001)(486006)(6506007)(52536014)(9686003)(97756001)(53546011)(126002)(63350400001)(63370400001)(6246003)(476003)(55016002)(107886003)(6306002)(2906002)(7696005)(102836004)(99286004)(76176011)(50466002)(8936002)(26826003)(186003)(7736002)(26005)(336012)(5660300002)(54906003)(305945005); DIR:OUT; SFP:1101; SCL:1; SRVR:AM0PR08MB4947; H:64aa7808-outbound-1.mta.getcheckrecipient.com; FPR:; SPF:TempError; LANG:en; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; A:1; MX:1; X-MS-Office365-Filtering-Correlation-Id-Prvs: 73df695e-05d2-42a4-5bab-08d72d238f3c X-Microsoft-Antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600166)(710020)(711020)(4605104)(1401327)(4618075)(2017052603328)(7193020); SRVR:AM0PR08MB4947; X-Forefront-PRVS: 0145758B1D X-Microsoft-Antispam-Message-Info: nh+GEgpfEEzpomly35f8dLp25kSdL7RvN/+dtFgvJG505PZGiZJ6HUFv33N+CCeyl0Q58HvKIPnr9dfQyFC71XyTdBWpjKYFidPirDsEvUsdyI2UmiFl8YrknPM5mcGxww27aPzZm636uPfMI7WrOZ2Aw6Kj+gmSIGlsiCp8UI9JPqEm0uhvq/QRkao8WWeM+5Iw5AyB/+RdjgrRTSYKXJZwIKyTtV9o8/F3a6c2IcL/Oom3Zzd6eaaxp1MvEMBznNlMNu5LRMcQG1mP85exIbwqWLbRwFau3al9Xwo1eo5cQaWKa39gPdezFWVTgVesDswYJRVcXvcp7RclW76PMzxfEiG3swbdGr40ULPubg22LAJjWaFPCu6khSQ+UI20CZ5q0toc5T31FwXRSWMRE+fz+cLz39mjebqtokKW2Z4= X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Aug 2019 08:25:12.6089 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 41508b9d-a93f-4bfe-04ca-08d72d239416 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR08MB4947 Subject: Re: [dpdk-dev] [PATCH 02/22] net/hns3: add some definitions for data structure and macro X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Hi Xavier, > -----Original Message----- > From: dev On Behalf Of Wei Hu (Xavier) > Sent: Friday, August 23, 2019 9:47 PM > To: dev@dpdk.org > Cc: linuxarm@huawei.com; xavier_huwei@163.com; > liudongdong3@huawei.com; forest.zhouchang@huawei.com > Subject: [dpdk-dev] [PATCH 02/22] net/hns3: add some definitions for data > structure and macro > > This patch adds some data structure definitions, macro definitions and > inline functions for hns3 PMD drivers. > > Signed-off-by: Wei Hu (Xavier) > Signed-off-by: Chunsong Feng > Signed-off-by: Min Hu (Connor) > Signed-off-by: Hao Chen > Signed-off-by: Huisong Li > --- > drivers/net/hns3/hns3_ethdev.h | 609 > +++++++++++++++++++++++++++++++++++++++++ > 1 file changed, 609 insertions(+) > create mode 100644 drivers/net/hns3/hns3_ethdev.h > > diff --git a/drivers/net/hns3/hns3_ethdev.h > b/drivers/net/hns3/hns3_ethdev.h > new file mode 100644 > index 0000000..bfb54f2 > --- /dev/null > +++ b/drivers/net/hns3/hns3_ethdev.h > @@ -0,0 +1,609 @@ > +/* SPDX-License-Identifier: BSD-3-Clause > + * Copyright(c) 2018-2019 Hisilicon Limited. > + */ > + > +#ifndef _HNS3_ETHDEV_H_ > +#define _HNS3_ETHDEV_H_ > + > +#include > +#include > + > +/* Vendor ID */ > +#define PCI_VENDOR_ID_HUAWEI 0x19e5 > + > +/* Device IDs */ > +#define HNS3_DEV_ID_GE 0xA220 > +#define HNS3_DEV_ID_25GE 0xA221 > +#define HNS3_DEV_ID_25GE_RDMA 0xA222 > +#define HNS3_DEV_ID_50GE_RDMA 0xA224 > +#define HNS3_DEV_ID_100G_RDMA_MACSEC 0xA226 > +#define HNS3_DEV_ID_100G_VF 0xA22E > +#define HNS3_DEV_ID_100G_RDMA_PFC_VF 0xA22F > + > +#define HNS3_UC_MACADDR_NUM 96 > +#define HNS3_MC_MACADDR_NUM 128 > + > +#define HNS3_MAX_BD_SIZE 65535 > +#define HNS3_MAX_TX_BD_PER_PKT 8 > +#define HNS3_MAX_FRAME_LEN 9728 > +#define HNS3_MIN_FRAME_LEN 64 > +#define HNS3_VLAN_TAG_SIZE 4 > +#define HNS3_DEFAULT_RX_BUF_LEN 2048 > + > +#define HNS3_ETH_OVERHEAD \ > + (RTE_ETHER_HDR_LEN + RTE_ETHER_CRC_LEN + > HNS3_VLAN_TAG_SIZE * 2) > +#define HNS3_PKTLEN_TO_MTU(pktlen) ((pktlen) - > HNS3_ETH_OVERHEAD) > +#define HNS3_MAX_MTU (HNS3_MAX_FRAME_LEN - > HNS3_ETH_OVERHEAD) > +#define HNS3_DEFAULT_MTU 1500UL > +#define HNS3_DEFAULT_FRAME_LEN (HNS3_DEFAULT_MTU + > HNS3_ETH_OVERHEAD) > + > +#define HNS3_4_TCS 4 > +#define HNS3_8_TCS 8 > +#define HNS3_MAX_TC_NUM 8 > + > +#define HNS3_MAX_PF_NUM 8 > +#define HNS3_UMV_TBL_SIZE 3072 > +#define HNS3_DEFAULT_UMV_SPACE_PER_PF \ > + (HNS3_UMV_TBL_SIZE / HNS3_MAX_PF_NUM) > + > +#define HNS3_PF_CFG_BLOCK_SIZE 32 > +#define HNS3_PF_CFG_DESC_NUM \ > + (HNS3_PF_CFG_BLOCK_SIZE / HNS3_CFG_RD_LEN_BYTES) > + > +#define HNS3_DEFAULT_ENABLE_PFC_NUM 0 > + > +#define HNS3_INTR_UNREG_FAIL_RETRY_CNT 5 > +#define HNS3_INTR_UNREG_FAIL_DELAY_MS 500 > + > +#define HNS3_QUIT_RESET_CNT 10 > +#define HNS3_QUIT_RESET_DELAY_MS 100 > + > +#define HNS3_POLL_RESPONE_MS 1 > + > +#define HNS3_MAX_USER_PRIO 8 > +#define HNS3_PG_NUM 4 > +enum hns3_fc_mode { > + HNS3_FC_NONE, > + HNS3_FC_RX_PAUSE, > + HNS3_FC_TX_PAUSE, > + HNS3_FC_FULL, > + HNS3_FC_DEFAULT > +}; > + > +#define HNS3_SCH_MODE_SP 0 > +#define HNS3_SCH_MODE_DWRR 1 > +struct hns3_pg_info { > + uint8_t pg_id; > + uint8_t pg_sch_mode; /* 0: sp; 1: dwrr */ > + uint8_t tc_bit_map; > + uint32_t bw_limit; > + uint8_t tc_dwrr[HNS3_MAX_TC_NUM]; > +}; > + > +struct hns3_tc_info { > + uint8_t tc_id; > + uint8_t tc_sch_mode; /* 0: sp; 1: dwrr */ > + uint8_t pgid; > + uint32_t bw_limit; > + uint8_t up_to_tc_map; /* user priority maping on the TC */ > +}; > + > +struct hns3_dcb_info { > + uint8_t num_tc; > + uint8_t num_pg; /* It must be 1 if vNET-Base schd */ > + uint8_t pg_dwrr[HNS3_PG_NUM]; > + uint8_t prio_tc[HNS3_MAX_USER_PRIO]; > + struct hns3_pg_info pg_info[HNS3_PG_NUM]; > + struct hns3_tc_info tc_info[HNS3_MAX_TC_NUM]; > + uint8_t hw_pfc_map; /* Allow for packet drop or not on this TC */ > + uint8_t pfc_en; /* Pfc enabled or not for user priority */ > +}; > + > +enum hns3_fc_status { > + HNS3_FC_STATUS_NONE, > + HNS3_FC_STATUS_MAC_PAUSE, > + HNS3_FC_STATUS_PFC, > +}; > + > +struct hns3_tc_queue_info { > + uint8_t tqp_offset; /* TQP offset from base TQP */ > + uint8_t tqp_count; /* Total TQPs */ > + uint8_t tc; /* TC index */ > + bool enable; /* If this TC is enable or not */ > +}; > + > +struct hns3_cfg { > + uint8_t vmdq_vport_num; > + uint8_t tc_num; > + uint16_t tqp_desc_num; > + uint16_t rx_buf_len; > + uint16_t rss_size_max; > + uint8_t phy_addr; > + uint8_t media_type; > + uint8_t mac_addr[RTE_ETHER_ADDR_LEN]; > + uint8_t default_speed; > + uint32_t numa_node_map; > + uint8_t speed_ability; > + uint16_t umv_space; > +}; > + > +/* mac media type */ > +enum hns3_media_type { > + HNS3_MEDIA_TYPE_UNKNOWN, > + HNS3_MEDIA_TYPE_FIBER, > + HNS3_MEDIA_TYPE_COPPER, > + HNS3_MEDIA_TYPE_BACKPLANE, > + HNS3_MEDIA_TYPE_NONE, > +}; > + > +struct hns3_mac { > + uint8_t mac_addr[RTE_ETHER_ADDR_LEN]; > + bool default_addr_setted; /* whether default addr(mac_addr) is > setted */ > + uint8_t media_type; > + uint8_t phy_addr; > + uint8_t link_duplex : 1; /* ETH_LINK_[HALF/FULL]_DUPLEX */ > + uint8_t link_autoneg : 1; /* ETH_LINK_[AUTONEG/FIXED] */ > + uint8_t link_status : 1; /* ETH_LINK_[DOWN/UP] */ > + uint32_t link_speed; /* ETH_SPEED_NUM_ */ > +}; > + > + > +/* Primary process maintains driver state in main thread. > + * > + * +---------------+ > + * | UNINITIALIZED |<-----------+ > + * +---------------+ | > + * |.eth_dev_init |.eth_dev_uninit > + * V | > + * +---------------+------------+ > + * | INITIALIZED | > + * +---------------+<-----------<---------------+ > + * |.dev_configure | | > + * V |failed | > + * +---------------+------------+ | > + * | CONFIGURING | | > + * +---------------+----+ | > + * |success | | > + * | | +---------------+ > + * | | | CLOSING | > + * | | +---------------+ > + * | | ^ > + * V |.dev_configure | > + * +---------------+----+ |.dev_close > + * | CONFIGURED |----------------------------+ > + * +---------------+<-----------+ > + * |.dev_start | > + * V | > + * +---------------+ | > + * | STARTING |------------^ > + * +---------------+ failed | > + * |success | > + * | +---------------+ > + * | | STOPPING | > + * | +---------------+ > + * | ^ > + * V |.dev_stop > + * +---------------+------------+ > + * | STARTED | > + * +---------------+ > + */ > +enum hns3_adapter_state { > + HNS3_NIC_UNINITIALIZED =3D 0, > + HNS3_NIC_INITIALIZED, > + HNS3_NIC_CONFIGURING, > + HNS3_NIC_CONFIGURED, > + HNS3_NIC_STARTING, > + HNS3_NIC_STARTED, > + HNS3_NIC_STOPPING, > + HNS3_NIC_CLOSING, > + HNS3_NIC_CLOSED, > + HNS3_NIC_REMOVED, > + HNS3_NIC_NSTATES > +}; > + > +/* Reset various stages, execute in order */ > +enum hns3_reset_stage { > + /* Stop query services, stop transceiver, disable MAC */ > + RESET_STAGE_DOWN, > + /* Clear reset completion flags, disable send command */ > + RESET_STAGE_PREWAIT, > + /* Inform IMP to start resetting */ > + RESET_STAGE_REQ_HW_RESET, > + /* Waiting for hardware reset to complete */ > + RESET_STAGE_WAIT, > + /* Reinitialize hardware */ > + RESET_STAGE_DEV_INIT, > + /* Restore user settings and enable MAC */ > + RESET_STAGE_RESTORE, > + /* Restart query services, start transceiver */ > + RESET_STAGE_DONE, > + /* Not in reset state */ > + RESET_STAGE_NONE, > +}; > + > +enum hns3_reset_level { > + HNS3_NONE_RESET, > + HNS3_VF_FUNC_RESET, /* A VF function reset */ > + /* > + * All VFs under a PF perform function reset. > + * Kernel PF driver use mailbox to inform DPDK VF to do reset, the > value > + * of the reset level and the one defined in kernel driver should b= e > + * same. > + */ > + HNS3_VF_PF_FUNC_RESET =3D 2, > + /* > + * All VFs under a PF perform FLR reset. > + * Kernel PF driver use mailbox to inform DPDK VF to do reset, the > value > + * of the reset level and the one defined in kernel driver should b= e > + * same. > + */ > + HNS3_VF_FULL_RESET =3D 3, > + HNS3_FLR_RESET, /* A VF perform FLR reset */ > + /* All VFs under the rootport perform a global or IMP reset */ > + HNS3_VF_RESET, > + HNS3_FUNC_RESET, /* A PF function reset */ > + /* All PFs under the rootport perform a global reset */ > + HNS3_GLOBAL_RESET, > + HNS3_IMP_RESET, /* All PFs under the rootport perform a IMP > reset */ > + HNS3_MAX_RESET > +}; > + > +enum hns3_wait_result { > + HNS3_WAIT_UNKNOWN, > + HNS3_WAIT_REQUEST, > + HNS3_WAIT_SUCCESS, > + HNS3_WAIT_TIMEOUT > +}; > + > +#define HNS3_RESET_SYNC_US 100000 > + > +struct hns3_reset_stats { > + uint64_t request_cnt; /* Total request reset times */ > + uint64_t global_cnt; /* Total GLOBAL reset times */ > + uint64_t imp_cnt; /* Total IMP reset times */ > + uint64_t exec_cnt; /* Total reset executive times */ > + uint64_t success_cnt; /* Total reset successful times */ > + uint64_t fail_cnt; /* Total reset failed times */ > + uint64_t merge_cnt; /* Total merged in high reset times */ > +}; > + > +typedef bool (*check_completion_func)(struct hns3_hw *hw); > + > +struct hns3_wait_data { > + void *hns; > + uint64_t end_ms; > + uint64_t interval; > + int16_t count; > + enum hns3_wait_result result; > + check_completion_func check_completion; > +}; > + > +struct hns3_reset_ops { > + void (*reset_service)(void *arg); > + int (*stop_service)(struct hns3_adapter *hns); > + int (*prepare_reset)(struct hns3_adapter *hns); > + int (*wait_hardware_ready)(struct hns3_adapter *hns); > + int (*reinit_dev)(struct hns3_adapter *hns); > + int (*restore_conf)(struct hns3_adapter *hns); > + int (*start_service)(struct hns3_adapter *hns); > +}; > + > +enum hns3_schedule { > + SCHEDULE_NONE, > + SCHEDULE_PENDING, > + SCHEDULE_REQUESTED, > + SCHEDULE_DEFERRED, > +}; > + > +struct hns3_reset_data { > + enum hns3_reset_stage stage; > + rte_atomic16_t schedule; > + /* Reset flag, covering the entire reset process */ > + rte_atomic16_t resetting; > + /* Used to disable sending cmds during reset */ > + rte_atomic16_t disable_cmd; > + /* The reset level being processed */ > + enum hns3_reset_level level; > + /* Reset level set, each bit represents a reset level */ > + uint64_t pending; > + /* Request reset level set, from interrupt or mailbox */ > + uint64_t request; > + int attempts; /* Reset failure retry */ > + int retries; /* Timeout failure retry in reset_post */ > + /* > + * At the time of global or IMP reset, the command cannot be sent > to > + * stop the tx/rx queues. Tx/Rx queues may be access mbuf during > the > + * reset process, so the mbuf is required to be released after the > reset > + * is completed.The mbuf_deferred_free is used to mark whether > mbuf > + * needs to be released. > + */ > + bool mbuf_deferred_free; > + struct timeval start_time; > + struct hns3_reset_stats stats; > + const struct hns3_reset_ops *ops; > + struct hns3_wait_data *wait_data; > +}; > + > +struct hns3_hw { > + struct rte_eth_dev_data *data; > + void *io_base; > + struct hns3_mac mac; > + unsigned int secondary_cnt; /* Number of secondary processes > init'd. */ > + uint32_t fw_version; > + > + uint16_t num_msi; > + uint16_t total_tqps_num; /* total task queue pairs of this PF */ > + uint16_t tqps_num; /* num task queue pairs of this functio= n */ > + uint16_t rss_size_max; /* HW defined max RSS task queue */ > + uint16_t rx_buf_len; > + uint16_t num_tx_desc; /* desc num of per tx queue */ > + uint16_t num_rx_desc; /* desc num of per rx queue */ > + > + struct rte_ether_addr mc_addrs[HNS3_MC_MACADDR_NUM]; > + int mc_addrs_num; /* Multicast mac addresses number */ > + > + uint8_t num_tc; /* Total number of enabled TCs */ > + uint8_t hw_tc_map; > + enum hns3_fc_mode current_mode; > + enum hns3_fc_mode requested_mode; > + struct hns3_dcb_info dcb_info; > + enum hns3_fc_status current_fc_status; /* current flow control > status */ > + struct hns3_tc_queue_info tc_queue[HNS3_MAX_TC_NUM]; > + uint16_t alloc_tqps; > + uint16_t alloc_rss_size; /* Queue number per TC */ > + > + uint32_t flag; > + /* > + * PMD setup and configuration is not thread safe. Since it is not > + * performance sensitive, it is better to guarantee thread-safety > + * and add device level lock. Adapter control operations which > + * change its state should acquire the lock. > + */ > + rte_spinlock_t lock; > + enum hns3_adapter_state adapter_state; > + struct hns3_reset_data reset; > +}; > + > +#define HNS3_FLAG_TC_BASE_SCH_MODE 1 > +#define HNS3_FLAG_VNET_BASE_SCH_MODE 2 > + > +struct hns3_err_msix_intr_stats { > + uint64_t mac_afifo_tnl_intr_cnt; > + uint64_t ppu_mpf_abnormal_intr_st2_cnt; > + uint64_t ssu_port_based_pf_intr_cnt; > + uint64_t ppp_pf_abnormal_intr_cnt; > + uint64_t ppu_pf_abnormal_intr_cnt; > +}; > + > +/* vlan entry information. */ > +struct hns3_user_vlan_table { > + LIST_ENTRY(hns3_user_vlan_table) next; > + bool hd_tbl_status; > + uint16_t vlan_id; > +}; > + > +struct hns3_port_base_vlan_config { > + uint16_t state; > + uint16_t pvid; > +}; > + > +/* Vlan tag configuration for RX direction */ > +struct hns3_rx_vtag_cfg { > + uint8_t rx_vlan_offload_en; /* Whether enable rx vlan offload */ > + uint8_t strip_tag1_en; /* Whether strip inner vlan tag */ > + uint8_t strip_tag2_en; /* Whether strip outer vlan tag */ > + uint8_t vlan1_vlan_prionly; /* Inner VLAN Tag up to descriptor > Enable */ > + uint8_t vlan2_vlan_prionly; /* Outer VLAN Tag up to descriptor > Enable */ > +}; > + > +/* Vlan tag configuration for TX direction */ > +struct hns3_tx_vtag_cfg { > + bool accept_tag1; /* Whether accept tag1 packet from host > */ > + bool accept_untag1; /* Whether accept untag1 packet from > host */ > + bool accept_tag2; > + bool accept_untag2; > + bool insert_tag1_en; /* Whether insert inner vlan tag */ > + bool insert_tag2_en; /* Whether insert outer vlan tag */ > + uint16_t default_tag1; /* The default inner vlan tag to insert= */ > + uint16_t default_tag2; /* The default outer vlan tag to insert= */ > +}; > + > +struct hns3_vtag_cfg { > + struct hns3_rx_vtag_cfg rx_vcfg; > + struct hns3_tx_vtag_cfg tx_vcfg; > +}; > + > +/* Request types for IPC. */ > +enum hns3_mp_req_type { > + HNS3_MP_REQ_START_RXTX =3D 1, > + HNS3_MP_REQ_STOP_RXTX, > + HNS3_MP_REQ_MAX > +}; > + > +/* Pameters for IPC. */ > +struct hns3_mp_param { > + enum hns3_mp_req_type type; > + int port_id; > + int result; > +}; > + > +/* Request timeout for IPC. */ > +#define HNS3_MP_REQ_TIMEOUT_SEC 5 > + > +/* Key string for IPC. */ > +#define HNS3_MP_NAME "net_hns3_mp" > + > +struct hns3_pf { > + struct hns3_adapter *adapter; > + bool is_main_pf; > + > + uint32_t pkt_buf_size; /* Total pf buf size for tx/rx */ > + uint32_t tx_buf_size; /* Tx buffer size for each TC */ > + uint32_t dv_buf_size; /* Dv buffer size for each TC */ > + > + uint16_t mps; /* Max packet size */ > + > + uint8_t tx_sch_mode; > + uint8_t tc_max; /* max number of tc driver supported */ > + uint8_t local_max_tc; /* max number of local tc */ > + uint8_t pfc_max; > + uint8_t prio_tc[HNS3_MAX_USER_PRIO]; /* TC indexed by prio */ > + uint16_t pause_time; > + bool support_fc_autoneg; /* support FC autonegotiate */ > + > + uint16_t wanted_umv_size; > + uint16_t max_umv_size; > + uint16_t used_umv_size; > + > + /* Statistics information for abnormal interrupt */ > + struct hns3_err_msix_intr_stats abn_int_stats; > + > + bool support_sfp_query; > + > + struct hns3_vtag_cfg vtag_config; > + struct hns3_port_base_vlan_config port_base_vlan_cfg; > + LIST_HEAD(vlan_tbl, hns3_user_vlan_table) vlan_list; > +}; > + > +struct hns3_vf { > + struct hns3_adapter *adapter; > +}; > + > +struct hns3_adapter { > + struct hns3_hw hw; > + > + /* Specific for PF or VF */ > + bool is_vf; /* false - PF, true - VF */ > + union { > + struct hns3_pf pf; > + struct hns3_vf vf; > + }; > +}; > + > +#define HNS3_DEV_SUPPORT_DCB_B 0x0 > + > +#define hns3_dev_dcb_supported(hw) \ > + hns3_get_bit((hw)->flag, HNS3_DEV_SUPPORT_DCB_B) > + > +#define HNS3_DEV_PRIVATE_TO_HW(adapter) \ > + (&((struct hns3_adapter *)adapter)->hw) > +#define HNS3_DEV_PRIVATE_TO_ADAPTER(adapter) \ > + ((struct hns3_adapter *)adapter) > +#define HNS3_DEV_PRIVATE_TO_PF(adapter) \ > + (&((struct hns3_adapter *)adapter)->pf) > +#define HNS3VF_DEV_PRIVATE_TO_VF(adapter) \ > + (&((struct hns3_adapter *)adapter)->vf) > +#define HNS3_DEV_HW_TO_ADAPTER(hw) \ > + container_of(hw, struct hns3_adapter, hw) > + > +#define hns3_set_field(origin, mask, shift, val) \ > + do { \ > + (origin) &=3D (~(mask)); \ > + (origin) |=3D ((val) << (shift)) & (mask); \ > + } while (0) > +#define hns3_get_field(origin, mask, shift) \ > + (((origin) & (mask)) >> (shift)) > +#define hns3_set_bit(origin, shift, val) \ > + hns3_set_field((origin), (0x1UL << (shift)), (shift), (val)) > +#define hns3_get_bit(origin, shift) \ > + hns3_get_field((origin), (0x1UL << (shift)), (shift)) > + > +/* > + * upper_32_bits - return bits 32-63 of a number > + * A basic shift-right of a 64- or 32-bit quantity. Use this to suppress > + * the "right shift count >=3D width of type" warning when that quantity= is > + * 32-bits. > + */ > +#define upper_32_bits(n) ((uint32_t)(((n) >> 16) >> 16)) > + > +/* lower_32_bits - return bits 0-31 of a number */ > +#define lower_32_bits(n) ((uint32_t)(n)) > + > +#define BIT(nr) (1UL << (nr)) > + > +#define BITS_PER_LONG (__SIZEOF_LONG__ * 8) > +#define GENMASK(h, l) \ > + (((~0UL) << (l)) & (~0UL >> (BITS_PER_LONG - 1 - (h)))) > + > +#define roundup(x, y) ((((x) + ((y) - 1)) / (y)) * (y)) > +#define rounddown(x, y) ((x) - ((x) % (y))) > + > +#define DIV_ROUND_UP(n, d) (((n) + (d) - 1) / (d)) > + > +#define max_t(type, x, y) ({ \ > + type __max1 =3D (x); \ > + type __max2 =3D (y); \ > + __max1 > __max2 ? __max1 : __max2; }) > + > +static inline void hns3_write_reg(void *base, uint32_t reg, uint32_t val= ue) > +{ > + rte_write32(value, (volatile void *)((char *)base + reg)); > +} > + > +static inline uint32_t hns3_read_reg(void *base, uint32_t reg) > +{ > + return rte_read32((volatile void *)((char *)base + reg)); > +} > + > +#define hns3_write_dev(a, reg, value) \ > + hns3_write_reg((a)->io_base, (reg), (value)) > + > +#define hns3_read_dev(a, reg) \ > + hns3_read_reg((a)->io_base, (reg)) > + > +#define ARRAY_SIZE(x) (sizeof(x) / sizeof((x)[0])) > + > +#define NEXT_ITEM_OF_ACTION(act, actions, index) = \ > + do { \ > + act =3D (actions) + (index); \ > + while (act->type =3D=3D RTE_FLOW_ACTION_TYPE_VOID) { = \ > + (index)++; \ > + act =3D actions + index; \ > + } \ > + } while (0) > + > +#define MSEC_PER_SEC 1000L > +#define USEC_PER_MSEC 1000L > + > +static inline uint64_t > +get_timeofday_ms(void) > +{ > + struct timeval tv; > + > + (void)gettimeofday(&tv, NULL); > + > + return (uint64_t)tv.tv_sec * MSEC_PER_SEC + tv.tv_usec / > USEC_PER_MSEC; > +} > + > +static inline uint64_t > +hns3_atomic_test_bit(unsigned int nr, volatile uint64_t *addr) > +{ > + uint64_t res; > + > + rte_mb(); Is *addr CIO memory or a MMIO register? Looking at the patch 20/22, it should be a MMIO register. Whether a barrier= is required depends on preceding accesses, so advise move the barrier out. > + res =3D ((*addr) & (1UL << nr)) !=3D 0; > + rte_mb(); If *addr is CIO memory, rte_cio_rmb is enough, rte_mb is overkilling. If *addr is MMIO register, rte_rmb one-way barrier is also adequate. Whether this barrier is required is depending on the following accesses, al= so advise to move out. This API should not includes barriers inside as a common API. > + return res; > +} > + > +static inline void > +hns3_atomic_set_bit(unsigned int nr, volatile uint64_t *addr) > +{ > + __sync_fetch_and_or(addr, (1UL << nr)); Gcc/clang provides '__atomic' builtins to replace the legacy '__sync' built= ins, new code should always use the '__atomic' builtins rather than the '__= sync' builtins. This function can be replaced with __atomic_fetch_or(addr, (1UL << nr), __A= TOMIC_RELAXED); https://gcc.gnu.org/onlinedocs/gcc-6.1.0/gcc/_005f_005fatomic-Builtins.html > +} > + > +static inline void > +hns3_atomic_clear_bit(unsigned int nr, volatile uint64_t *addr) > +{ > + __sync_fetch_and_and(addr, ~(1UL << nr)); > +} > + > +static inline int64_t > +hns3_test_and_clear_bit(unsigned int nr, volatile uint64_t *addr) > +{ > + uint64_t mask =3D (1UL << nr); > + > + return __sync_fetch_and_and(addr, ~mask) & mask; > +} > + > +#endif /* _HNS3_ETHDEV_H_ */ > -- > 2.7.4 IMPORTANT NOTICE: The contents of this email and any attachments are confid= ential and may also be privileged. If you are not the intended recipient, p= lease notify the sender immediately and do not disclose the contents to any= other person, use it for any purpose, or store or copy the information in = any medium. Thank you.