From: Maxime Coquelin <maxime.coquelin@redhat.com>
To: Nicolas Chautru <nicolas.chautru@intel.com>, dev@dpdk.org
Cc: hemant.agrawal@nxp.com, david.marchand@redhat.com,
hernan.vargas@intel.com
Subject: Re: [PATCH v3 04/12] baseband/acc: allocate FCW memory separately
Date: Tue, 3 Oct 2023 14:51:10 +0200 [thread overview]
Message-ID: <c7f61c32-a34a-677d-2012-1b646437a35b@redhat.com> (raw)
In-Reply-To: <20230929163516.3636499-5-nicolas.chautru@intel.com>
On 9/29/23 18:35, Nicolas Chautru wrote:
> This allows more flexibility to the FCW size for the
> unified driver. No actual functional change.
>
> Signed-off-by: Nicolas Chautru <nicolas.chautru@intel.com>
> ---
> drivers/baseband/acc/acc_common.h | 4 +++-
> drivers/baseband/acc/rte_vrb_pmd.c | 25 ++++++++++++++++++++++++-
> 2 files changed, 27 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/baseband/acc/acc_common.h b/drivers/baseband/acc/acc_common.h
> index 7d24c644c0..2c7425e524 100644
> --- a/drivers/baseband/acc/acc_common.h
> +++ b/drivers/baseband/acc/acc_common.h
> @@ -101,6 +101,7 @@
> #define ACC_NUM_QGRPS_PER_WORD 8
> #define ACC_MAX_NUM_QGRPS 32
> #define ACC_RING_SIZE_GRANULARITY 64
> +#define ACC_MAX_FCW_SIZE 128
>
> /* Constants from K0 computation from 3GPP 38.212 Table 5.4.2.1-2 */
> #define ACC_N_ZC_1 66 /* N = 66 Zc for BG 1 */
> @@ -584,13 +585,14 @@ struct __rte_cache_aligned acc_queue {
> uint32_t aq_enqueued; /* Count how many "batches" have been enqueued */
> uint32_t aq_dequeued; /* Count how many "batches" have been dequeued */
> uint32_t irq_enable; /* Enable ops dequeue interrupts if set to 1 */
> - struct rte_mempool *fcw_mempool; /* FCW mempool */
> enum rte_bbdev_op_type op_type; /* Type of this Queue: TE or TD */
> /* Internal Buffers for loopback input */
> uint8_t *lb_in;
> uint8_t *lb_out;
> + uint8_t *fcw_ring;
> rte_iova_t lb_in_addr_iova;
> rte_iova_t lb_out_addr_iova;
> + rte_iova_t fcw_ring_addr_iova;
> int8_t *derm_buffer; /* interim buffer for de-rm in SDK */
> struct acc_device *d;
> };
> diff --git a/drivers/baseband/acc/rte_vrb_pmd.c b/drivers/baseband/acc/rte_vrb_pmd.c
> index f11882f90e..cf0551c0c7 100644
> --- a/drivers/baseband/acc/rte_vrb_pmd.c
> +++ b/drivers/baseband/acc/rte_vrb_pmd.c
> @@ -890,6 +890,25 @@ vrb_queue_setup(struct rte_bbdev *dev, uint16_t queue_id,
> goto free_companion_ring_addr;
> }
>
> + q->fcw_ring = rte_zmalloc_socket(dev->device->driver->name,
> + ACC_MAX_FCW_SIZE * d->sw_ring_max_depth,
> + RTE_CACHE_LINE_SIZE, conf->socket);
> + if (q->fcw_ring == NULL) {
> + rte_bbdev_log(ERR, "Failed to allocate fcw_ring memory");
> + ret = -ENOMEM;
> + goto free_companion_ring_addr;
> + }
> + q->fcw_ring_addr_iova = rte_malloc_virt2iova(q->fcw_ring);
> +
> + /* For FFT we need to store the FCW separately */
> + if (conf->op_type == RTE_BBDEV_OP_FFT) {
> + for (desc_idx = 0; desc_idx < d->sw_ring_max_depth; desc_idx++) {
> + desc = q->ring_addr + desc_idx;
> + desc->req.data_ptrs[0].address = q->fcw_ring_addr_iova +
> + desc_idx * ACC_MAX_FCW_SIZE;
> + }
> + }
> +
> q->qgrp_id = (q_idx >> VRB1_GRP_ID_SHIFT) & 0xF;
> q->vf_id = (q_idx >> VRB1_VF_ID_SHIFT) & 0x3F;
> q->aq_id = q_idx & 0xF;
> @@ -1001,6 +1020,7 @@ vrb_queue_release(struct rte_bbdev *dev, uint16_t q_id)
> if (q != NULL) {
> /* Mark the Queue as un-assigned. */
> d->q_assigned_bit_map[q->qgrp_id] &= (~0ULL - (1 << (uint64_t) q->aq_id));
> + rte_free(q->fcw_ring);
> rte_free(q->companion_ring_addr);
> rte_free(q->lb_in);
> rte_free(q->lb_out);
> @@ -3234,7 +3254,10 @@ vrb_enqueue_fft_one_op(struct acc_queue *q, struct rte_bbdev_fft_op *op,
> output = op->fft.base_output.data;
> in_offset = op->fft.base_input.offset;
> out_offset = op->fft.base_output.offset;
> - fcw = &desc->req.fcw_fft;
> +
> + fcw = (struct acc_fcw_fft *) (q->fcw_ring +
> + ((q->sw_ring_head + total_enqueued_cbs) & q->sw_ring_wrap_mask)
> + * ACC_MAX_FCW_SIZE);
>
> vrb1_fcw_fft_fill(op, fcw);
> vrb1_dma_desc_fft_fill(op, &desc->req, input, output, &in_offset, &out_offset);
Reviewed-by: Maxime Coquelin <maxime.coquelin@redhat.com>
Thanks,
Maxime
next prev parent reply other threads:[~2023-10-03 12:51 UTC|newest]
Thread overview: 42+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-09-29 16:35 [PATCH v3 00/12] VRB2 bbdev PMD introduction Nicolas Chautru
2023-09-29 16:35 ` [PATCH v3 01/12] bbdev: add FFT window width member in driver info Nicolas Chautru
2023-09-29 16:35 ` [PATCH v3 02/12] baseband/acc: add FFT window width in the VRB PMD Nicolas Chautru
2023-10-03 11:52 ` Maxime Coquelin
2023-10-03 19:06 ` Chautru, Nicolas
2023-10-04 7:55 ` Maxime Coquelin
2023-09-29 16:35 ` [PATCH v3 03/12] baseband/acc: remove the 4G SO capability for VRB1 Nicolas Chautru
2023-10-03 12:04 ` Maxime Coquelin
2023-09-29 16:35 ` [PATCH v3 04/12] baseband/acc: allocate FCW memory separately Nicolas Chautru
2023-10-03 12:51 ` Maxime Coquelin [this message]
2023-09-29 16:35 ` [PATCH v3 05/12] baseband/acc: add support for MLD operation Nicolas Chautru
2023-09-29 16:35 ` [PATCH v3 06/12] baseband/acc: refactor to allow unified driver extension Nicolas Chautru
2023-10-03 13:14 ` Maxime Coquelin
2023-10-03 18:54 ` Chautru, Nicolas
2023-10-04 7:35 ` Maxime Coquelin
2023-10-04 21:28 ` Chautru, Nicolas
2023-10-05 14:31 ` Maxime Coquelin
2023-10-05 15:00 ` Chautru, Nicolas
2023-09-29 16:35 ` [PATCH v3 07/12] baseband/acc: adding VRB2 device variant Nicolas Chautru
2023-10-03 13:41 ` Maxime Coquelin
2023-09-29 16:35 ` [PATCH v3 08/12] baseband/acc: add FEC capabilities for the VRB2 variant Nicolas Chautru
2023-10-03 14:28 ` Maxime Coquelin
2023-10-04 21:11 ` Chautru, Nicolas
2023-10-05 14:36 ` Maxime Coquelin
2023-09-29 16:35 ` [PATCH v3 09/12] baseband/acc: add FFT support to " Nicolas Chautru
2023-10-03 14:36 ` Maxime Coquelin
2023-10-03 18:20 ` Chautru, Nicolas
2023-10-04 7:11 ` Maxime Coquelin
2023-10-04 21:18 ` Chautru, Nicolas
2023-10-05 14:34 ` Maxime Coquelin
2023-10-05 17:59 ` Chautru, Nicolas
2023-10-06 12:05 ` Maxime Coquelin
2023-10-06 20:25 ` Chautru, Nicolas
2023-09-29 16:35 ` [PATCH v3 10/12] baseband/acc: add MLD support in " Nicolas Chautru
2023-10-03 15:12 ` Maxime Coquelin
2023-10-03 18:12 ` Chautru, Nicolas
2023-09-29 16:35 ` [PATCH v3 11/12] baseband/acc: add support for VRB2 engine error detection Nicolas Chautru
2023-10-03 15:16 ` Maxime Coquelin
2023-10-03 17:22 ` Chautru, Nicolas
2023-10-03 17:26 ` Maxime Coquelin
2023-09-29 16:35 ` [PATCH v3 12/12] baseband/acc: add configure helper for VRB2 Nicolas Chautru
2023-10-03 15:30 ` Maxime Coquelin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=c7f61c32-a34a-677d-2012-1b646437a35b@redhat.com \
--to=maxime.coquelin@redhat.com \
--cc=david.marchand@redhat.com \
--cc=dev@dpdk.org \
--cc=hemant.agrawal@nxp.com \
--cc=hernan.vargas@intel.com \
--cc=nicolas.chautru@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).