From: Wei Ling <weix.ling@intel.com>
To: dts@dpdk.org
Cc: Wei Ling <weix.ling@intel.com>
Subject: [dts][PATCH V2 4/4] conf/pvp_vhost_async_virtio_pmd_perf_dsa: add testsuite config file
Date: Thu, 16 Feb 2023 15:46:33 +0800 [thread overview]
Message-ID: <20230216074633.1024481-1-weix.ling@intel.com> (raw)
Add pvp_vhost_async_virtio_pmd_perf_dsa config file to test pvp
vhost/virtio-pmd async data-path performance use DSA device
with dpdk and kernel driver.
Signed-off-by: Wei Ling <weix.ling@intel.com>
---
conf/pvp_vhost_async_virtio_pmd_perf_dsa.cfg | 223 +++++++++++++++++++
1 file changed, 223 insertions(+)
create mode 100644 conf/pvp_vhost_async_virtio_pmd_perf_dsa.cfg
diff --git a/conf/pvp_vhost_async_virtio_pmd_perf_dsa.cfg b/conf/pvp_vhost_async_virtio_pmd_perf_dsa.cfg
new file mode 100644
index 00000000..f7b6268b
--- /dev/null
+++ b/conf/pvp_vhost_async_virtio_pmd_perf_dsa.cfg
@@ -0,0 +1,223 @@
+[suite]
+update_expected = True
+test_parameters = {64: [2048], 128: [2048], 256: [2048], 512: [2048], 2048: [2048], 1280: [2048], 1518: [2048], 2048: [2048], 4096: [2048]}
+test_duration = 60
+accepted_tolerance = 2
+expected_throughput = {
+ 'test_perf_virtio_pmd_split_ring_1c_1q_idxd': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_split_ring_1c_2q_idxd': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_split_ring_2c_2q_idxd': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_split_ring_2c_4q_idxd': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_split_ring_4c_4q_idxd': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000},
+ 2048: {2048: 0.000},
+ 4096: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_split_ring_4c_8q_idxd': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_packed_ring_1c_1q_idxd': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_packed_ring_1c_2q_idxd': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_packed_ring_2c_2q_idxd': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_packed_ring_2c_4q_idxd': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_packed_ring_4c_4q_idxd': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_packed_ring_4c_8q_idxd': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_split_ring_1c_1q_vfio_pci': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_split_ring_1c_2q_vfio_pci': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_split_ring_2c_2q_vfio_pci': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_split_ring_2c_4q_vfio_pci': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_split_ring_4c_4q_vfio_pci': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_split_ring_4c_8q_vfio_pci': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_packed_ring_1c_1q_vfio_pci': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_packed_ring_1c_2q_vfio_pci': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_packed_ring_2c_2q_vfio_pci': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_packed_ring_2c_4q_vfio_pci': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_packed_ring_4c_4q_vfio_pci': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}
+ },
+ 'test_perf_virtio_pmd_packed_ring_4c_8q_vfio_pci': {
+ 64: {2048: 0.000},
+ 128: {2048: 0.000},
+ 256: {2048: 0.000},
+ 512: {2048: 0.00},
+ 2048: {2048: 0.000},
+ 1280: {2048: 0.000},
+ 1518: {2048: 0.000}},}
--
2.25.1
reply other threads:[~2023-02-16 8:00 UTC|newest]
Thread overview: [no followups] expand[flat|nested] mbox.gz Atom feed
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230216074633.1024481-1-weix.ling@intel.com \
--to=weix.ling@intel.com \
--cc=dts@dpdk.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).