* [dts][PATCH V2 4/4] conf/loopback_vhost_async_perf_dsa: add new testsuite config file
@ 2023-02-16 8:09 Wei Ling
2023-03-07 3:10 ` lijuan.tu
0 siblings, 1 reply; 2+ messages in thread
From: Wei Ling @ 2023-02-16 8:09 UTC (permalink / raw)
To: dts; +Cc: Wei Ling
Add conf/loopback_vhost_async_perf_dsa.cfg.
Signed-off-by: Wei Ling <weix.ling@intel.com>
---
conf/loopback_vhost_async_perf_dsa.cfg | 165 +++++++++++++++++++++++++
1 file changed, 165 insertions(+)
create mode 100644 conf/loopback_vhost_async_perf_dsa.cfg
diff --git a/conf/loopback_vhost_async_perf_dsa.cfg b/conf/loopback_vhost_async_perf_dsa.cfg
new file mode 100644
index 00000000..bba33d76
--- /dev/null
+++ b/conf/loopback_vhost_async_perf_dsa.cfg
@@ -0,0 +1,165 @@
+[suite]
+update_expected = True
+test_parameters = {64: [1024], 128: [1024], 256: [1024], 512: [1024], 1024: [1024], 1518: [1024]}
+test_duration = 60
+accepted_tolerance = 1
+expected_throughput = {
+ 'test_loopback_split_ring_inorder_mergedable_idxd': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_split_ring_inorder_non_mergedable_idxd': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_split_ring_mergedable_idxd': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_split_ring_non_mergedable_idxd': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_split_ring_vector_rx_idxd': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_packed_ring_inorder_mergedable_idxd': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_packed_ring_inorder_non_mergedable_idxd': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_packed_ring_mergedable_idxd': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_packed_ring_non_mergedable_idxd': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_packed_ring_vector_rx_idxd': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_split_ring_inorder_mergedable_vfio_pci': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_split_ring_inorder_non_mergedable_vfio_pci': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_split_ring_mergedable_vfio_pci': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_split_ring_non_mergedable_vfio_pci': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_split_ring_vector_rx_vfio_pci': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_packed_ring_inorder_mergedable_vfio_pci': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_packed_ring_inorder_non_mergedable_vfio_pci': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_packed_ring_mergedable_vfio_pci': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_packed_ring_non_mergedable_vfio_pci': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}
+ },
+ 'test_loopback_packed_ring_vector_rx_vfio_pci': {
+ 64: {1024: 0.00},
+ 128: {1024: 0.00},
+ 256: {1024: 0.00},
+ 512: {1024: 0.00},
+ 1024: {1024: 0.00},
+ 1518: {1024: 0.00}}}
--
2.25.1
^ permalink raw reply [flat|nested] 2+ messages in thread
* [dts][PATCH V2 4/4] conf/loopback_vhost_async_perf_dsa: add new testsuite config file
2023-02-16 8:09 [dts][PATCH V2 4/4] conf/loopback_vhost_async_perf_dsa: add new testsuite config file Wei Ling
@ 2023-03-07 3:10 ` lijuan.tu
0 siblings, 0 replies; 2+ messages in thread
From: lijuan.tu @ 2023-03-07 3:10 UTC (permalink / raw)
To: dts, Wei Ling; +Cc: Wei Ling
On Thu, 16 Feb 2023 16:09:44 +0800, Wei Ling <weix.ling@intel.com> wrote:
> Add conf/loopback_vhost_async_perf_dsa.cfg.
>
> Signed-off-by: Wei Ling <weix.ling@intel.com>
Series applied, thanks
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2023-03-07 3:11 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2023-02-16 8:09 [dts][PATCH V2 4/4] conf/loopback_vhost_async_perf_dsa: add new testsuite config file Wei Ling
2023-03-07 3:10 ` lijuan.tu
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).