From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 07A24A0C47 for ; Wed, 3 Nov 2021 19:35:45 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 7C07341134; Wed, 3 Nov 2021 19:35:44 +0100 (CET) Received: from NAM04-MW2-obe.outbound.protection.outlook.com (mail-mw2nam08on2072.outbound.protection.outlook.com [40.107.101.72]) by mails.dpdk.org (Postfix) with ESMTP id 5B0BE41122; Wed, 3 Nov 2021 19:35:42 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ZgC7LfkCI3O5HrUJVD0AythFrdgTw0TztBiOvsQ/xAzhRYTIy1YI3C6eZgo40EWxiWAnAsSCzov4sTtmAIoQxRx5weKXovgEBY9zwj+2X/dbR/v2zSvvd1Nuy/8Bao/blx4WvFD3pYScXDbjuGyu55U7Bpre6ensjeSfjaRkn5e/wg3QH+ovidpFtWKYXCYLjWLlTHVjWZg6j5JwjEDyooDMfBBX6orzgz074enVRiMljGr95yPEiwTvNuRE0ihOVsxmHCSnfIKzna68rxikPGLNrc8VmqFywwEmSttwS5h0n94iwG5i49Zmw/GCpu3tqFq2URPesGLsL6TT1oyDpA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=wXqXoDksCwufu9bYMP0M4glUSnSBYrkgXe1ey2RYHiU=; b=Hj0I58jVUChMP4FL+p7QMHpZue5jzgfepveaj8zBBCAmBqfMRM0wROwL7PSL+3Jh2LcMIZKW8otdl0rBv7qOvZsmjyclCfLeP8kYVXygU0Ewz9ZuZSxc1KbaDocFpCcpjoXynwyOHDooL4WizHMFu2/2cheW3YOXRj+13rNeDxXqBbffQRH2kDAhKKhtNiUC0b0/b7nhUvqfeNLjHKr2q9w5x4PQs0TCawCoeaStbqaSRvKwFoNrB+jbAilJXd6bJ/S2Bsv2jhWER2J5Yg4H+Tmm1YoVOjDKHtsEJ0ZJmf4s6uYrBFZneBWU/vWRtaHXqEHfy3kUBwv1tIRj+secpg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=wXqXoDksCwufu9bYMP0M4glUSnSBYrkgXe1ey2RYHiU=; b=JSpgBDvtDJKirPn6sU4QMrIw6EYSJpgc/am3hqBRgSbTB7DmN5ZGW9AFKK1Jr+wACSULlIPqWmtC40fJlnABy7IJNUpt2b+VbbME8bEgSL4hyc6LdUt6/8Evl9ZIr4zq0XH6R7mO/HXb0xbogT5BtesX9iYzZz4uQJ9Y/eJHNKBxxEQR0t5ZYhoxe5ec+x03BsTclYnJOVssL4gbIcw2jm9uPz6wOeOKzWNFQhw75t9E7/VwDp7iHgOI6WYEz0TJxOSO0+TZI/bWaCBJjpJsM8AcHuEQTfriQtY6JOKwegWNxk23ytYX12L3cE54HGbpmzA17x0F50XR8G8ROJ+9Rw== Received: from DM6PR03CA0090.namprd03.prod.outlook.com (2603:10b6:5:333::23) by DM5PR1201MB0043.namprd12.prod.outlook.com (2603:10b6:4:57::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.15; Wed, 3 Nov 2021 18:35:40 +0000 Received: from DM6NAM11FT013.eop-nam11.prod.protection.outlook.com (2603:10b6:5:333:cafe::d3) by DM6PR03CA0090.outlook.office365.com (2603:10b6:5:333::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.10 via Frontend Transport; Wed, 3 Nov 2021 18:35:40 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT013.mail.protection.outlook.com (10.13.173.142) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4669.10 via Frontend Transport; Wed, 3 Nov 2021 18:35:40 +0000 Received: from nvidia.com (172.20.187.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Wed, 3 Nov 2021 18:35:38 +0000 From: To: CC: Matan Azrad , Thomas Monjalon , Michael Baum , , "Viacheslav Ovsiienko" Date: Wed, 3 Nov 2021 20:35:09 +0200 Message-ID: <20211103183513.104503-3-michaelba@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211103183513.104503-1-michaelba@nvidia.com> References: <20211103183513.104503-1-michaelba@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [172.20.187.5] X-ClientProxiedBy: HQMAIL101.nvidia.com (172.20.187.10) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: ff20f957-319b-48fd-4b2a-08d99ef8bc84 X-MS-TrafficTypeDiagnostic: DM5PR1201MB0043: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:8882; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: oyg4/HRv9pqbqEoM3wrYkSm+PULbmdwE3rtybDeRxukQlrN84mziaw2xz1HLOpdANMf4CJNFeeAw3EmZz1mC4TXVRW/Q/Kann83A1B26dG6hgfFHgpjSe+XyWDtHUIWBdZCXp5RYqJXF/TzGHn3f0IUq2W/SfAnHaqWYbZ5U/t6fFbCERtHLcN4UXWXa+OcB4sU0PK9WUcpdfiyVE7bNyKxh0+5XFJUsaSposTtu2MS9v6uERC65hst8uJ1XsmpTVuJmBmHw0i4DVtUISFyMJ5mdBbmiaPAabv9P7w364BtOGEBSdxiiY+/gNkDj++EIuPwUKVs8ICGoK1aVs51jhTwaU7WT2bS2HeYoPCs9cXHDtazveHrs8kcJs2s5KXE85AscqeuCYJjPnnFjPgijPu7UCrsqL0t0PuunF6QM+SoSPyt4XyAj3dPNXgG5klct9tsAvGUUPq/b1jx+YO9lOKwGwbEMf6M33KHmjf/bEscoCfxhpjwNZQ9/5Ye8NeFVbHF+gj1/L70FNTD5U6RytJ+nQuVZCS9vsiSmROglRGdUc0dgYdNBkL/1WhYK0G3fO0CSdOGqj8sh296YRq5JIoeoj6bgs6tRBF3LunfCuj7zJmPwecsCYkcqAS4qXbx8w9uBeiwtXbcMtD94yST0d6KiLS6XZuKvx90qljyAFGxHyPs4dYV1ikVaCpCgljxNKVJa9h/TvkDz9avB3hGFVg== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(46966006)(36840700001)(36756003)(8676002)(54906003)(2906002)(1076003)(55016002)(47076005)(426003)(336012)(316002)(83380400001)(86362001)(8936002)(356005)(107886003)(2876002)(7636003)(4326008)(16526019)(6916009)(5660300002)(508600001)(82310400003)(70206006)(26005)(6286002)(7696005)(2616005)(36860700001)(186003)(70586007)(6666004); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Nov 2021 18:35:40.0261 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ff20f957-319b-48fd-4b2a-08d99ef8bc84 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT013.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR1201MB0043 Subject: [dpdk-stable] [PATCH 2/6] common/mlx5: fix redundant code in UAR allocation X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Sender: "stable" From: Michael Baum The User Access Region (UAR) provides access to the hardware resources like Doorbell Register from userspace. It means the resources should be mapped by the kernel to some virtual address range. There two types of memory mapping are supported by mlx5 kernel driver: MLX5DV_UAR_ALLOC_TYPE_NC - non-cached, all writes promoted directly to hardware. MLX5DV_UAR_ALLOC_TYPE_BF - "BlueFlame", all writes might be cached by CPU, and will be flushed to hardware explicitly with memory barriers. The supported mapping types depend on the platform (x86/ARM/etc), kernel version, driver version, virtualization environment (hypervisor), etc. In UAR allocation, if the system supports the allocation with non-cached mapping, the first attempt is performed with MLX5DV_UAR_ALLOC_TYPE_NC. Then, if this fails, the next attempt is done with MLX5DV_UAR_ALLOC_TYPE_BF. However, the function adds a condition for the case where the first attempt was performed with MLX5DV_UAR_ALLOC_TYPE_BF, a condition that is unattainable since the first attempt was always performed with MLX5DV_UAR_ALLOC_TYPE_NC. Remove the unreachable code. Fixes: 9cc0e99c81ab0 ("common/mlx5: share UAR allocation routine") Cc: stable@dpdk.org Signed-off-by: Michael Baum Reviewed-by: Viacheslav Ovsiienko Acked-by: Matan Azrad --- drivers/common/mlx5/mlx5_common.c | 22 ++++------------------ 1 file changed, 4 insertions(+), 18 deletions(-) diff --git a/drivers/common/mlx5/mlx5_common.c b/drivers/common/mlx5/mlx5_common.c index e6ff045c95..a0076510ac 100644 --- a/drivers/common/mlx5/mlx5_common.c +++ b/drivers/common/mlx5/mlx5_common.c @@ -942,11 +942,11 @@ RTE_INIT_PRIO(mlx5_is_haswell_broadwell_cpu, LOG) * attributes (if supported by the host), the * writes to the UAR registers must be followed * by write memory barrier. - * MLX5DV_UAR_ALLOC_TYPE_NC - allocate as non-cached nenory, all writes are + * MLX5DV_UAR_ALLOC_TYPE_NC - allocate as non-cached memory, all writes are * promoted to the registers immediately, no * memory barriers needed. - * mapping < 0 - the first attempt is performed with MLX5DV_UAR_ALLOC_TYPE_BF, - * if this fails the next attempt with MLX5DV_UAR_ALLOC_TYPE_NC + * mapping < 0 - the first attempt is performed with MLX5DV_UAR_ALLOC_TYPE_NC, + * if this fails the next attempt with MLX5DV_UAR_ALLOC_TYPE_BF * is performed. The drivers specifying negative values should * always provide the write memory barrier operation after UAR * register writings. @@ -978,21 +978,7 @@ mlx5_devx_alloc_uar(void *ctx, int mapping) #endif uar = mlx5_glue->devx_alloc_uar(ctx, uar_mapping); #ifdef MLX5DV_UAR_ALLOC_TYPE_NC - if (!uar && - mapping < 0 && - uar_mapping == MLX5DV_UAR_ALLOC_TYPE_BF) { - /* - * In some environments like virtual machine the - * Write Combining mapped might be not supported and - * UAR allocation fails. We tried "Non-Cached" mapping - * for the case. - */ - DRV_LOG(WARNING, "Failed to allocate DevX UAR (BF)"); - uar_mapping = MLX5DV_UAR_ALLOC_TYPE_NC; - uar = mlx5_glue->devx_alloc_uar(ctx, uar_mapping); - } else if (!uar && - mapping < 0 && - uar_mapping == MLX5DV_UAR_ALLOC_TYPE_NC) { + if (!uar && mapping < 0) { /* * If Verbs/kernel does not support "Non-Cached" * try the "Write-Combining". -- 2.25.1