From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 6698DA0350 for ; Tue, 22 Feb 2022 09:40:54 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 46B7440DF4; Tue, 22 Feb 2022 09:40:54 +0100 (CET) Received: from NAM11-CO1-obe.outbound.protection.outlook.com (mail-co1nam11on2089.outbound.protection.outlook.com [40.107.220.89]) by mails.dpdk.org (Postfix) with ESMTP id 5824340DF4 for ; Tue, 22 Feb 2022 09:40:52 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=jtVPzcTPY/1TfgmUp2r27pDk/FU0l+NXvrOmr/TYAChHSrHhBBseTFEgG9hMoQ7COwkppDWG4iS5is4GDp7tpq5i9rQhmtVo9sl63Rp/kM6e1kAzcZankCPJgNaTbl0UgzUenFul+5PDALiiSQYBdw7jRMkaSxtmryxlHCBDpRRHvqnUn7/wvhufG+0uj+yOF/0YkZbo7bOwbxtaO3UMkGYi0IYmQkbpxRYl9S0SXS5Ewsvr3H7n4jv6PbGT0P65W6UDmgcPLVr03/kjFHOiAHGMjIyZpQ4Zl5yW3YRQDUNB3pJ06QgaOcMNtiX+xtRCwWK+9ocOj2VIuDReM9wVdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=WBg+tojEVqpHy28rWF7Nv/9/pBaBAJWytvzxadGp5zU=; b=iDPb386nQWyG7jOe9BgVZzNvnP/IU2ToR5YMp/Alw9QtLfYOi4qQK5DQbxafYdvzUduSsXBlKINBXUsfrd+hLrBb9tIrg2Tejk1BKPy3NM/7D5oulLhiX+a41sUFHy6nvmWzY+CQdDWyNVdnEmSmu6TcdjjYAvLpScfMM/yRgnoJiBrpl6vbCnvrNpyfhAYW7geybRmMeWJKoTzGkGJ7je1RJsckbpAmOfNs5bfe7BjqMVZuro+z6UgLTsiAm492VvxresJ7+IaGnMI7Kk2vteKwzTxliJy6p86g5m2zLzC48DJoeK221RRBMa5WcdXYbyV2ll8UnjpWF4plwrCXNw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 12.22.5.238) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=WBg+tojEVqpHy28rWF7Nv/9/pBaBAJWytvzxadGp5zU=; b=GNY6wyrtLHkdy3+AoXVDsIAKm31Twu3/zLXtOOmySOFBeR0D7+KAoQzswKm2tXCh/9dqaogXn7xWB4dMLrYfbtD86ttLjL/G6+rnTADJ5/SvGAe/b8Mw6yziMjWf6OiYyigYTlypYoud7eLZK38MtopQOH2GvgDH33bZo3slNDs4+DqEFhOnQ+sW310zAcIs0G6f1/UUb1gOBhFXlbkNlFXet14zZqTeSmI80xuw89wq2m+GUjIhWjfe7CQ/ieWtoLMq4kTaJqDJLy8dQOX+hGf2ghV5ZYjdkWgQoCPEgUL09ew1krUHZ5GLwNnBzqWdIEBlh5PdKs/MhaAvboif2A== Received: from DS7PR03CA0332.namprd03.prod.outlook.com (2603:10b6:8:55::19) by LV2PR12MB5918.namprd12.prod.outlook.com (2603:10b6:408:174::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4995.24; Tue, 22 Feb 2022 08:40:49 +0000 Received: from DM6NAM11FT060.eop-nam11.prod.protection.outlook.com (2603:10b6:8:55:cafe::72) by DS7PR03CA0332.outlook.office365.com (2603:10b6:8:55::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4995.16 via Frontend Transport; Tue, 22 Feb 2022 08:40:49 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 12.22.5.238) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 12.22.5.238 as permitted sender) receiver=protection.outlook.com; client-ip=12.22.5.238; helo=mail.nvidia.com; Received: from mail.nvidia.com (12.22.5.238) by DM6NAM11FT060.mail.protection.outlook.com (10.13.173.63) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4995.15 via Frontend Transport; Tue, 22 Feb 2022 08:40:48 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by DRHQMAIL105.nvidia.com (10.27.9.14) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Tue, 22 Feb 2022 08:40:48 +0000 Received: from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.9; Tue, 22 Feb 2022 00:40:44 -0800 From: Shun Hao To: , , , , Xueming Li CC: , , Subject: [PATCH v1] drivers: fix incorrect E-Switch manager vport ID Date: Tue, 22 Feb 2022 10:40:30 +0200 Message-ID: <20220222084031.31701-1-shunh@nvidia.com> X-Mailer: git-send-email 2.20.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.230.35] X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 4cbb1a1c-77b1-4d74-42cb-08d9f5df06c0 X-MS-TrafficTypeDiagnostic: LV2PR12MB5918:EE_ X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: uN11dnOrVlxn6AdYiFO2bE+yEVvhq6p17e98+PazHagnOgt4x7/nVJOq8dOFMXvvwSI5WxX195AWZNjavlFD3qpTyxHrNn7E3m9O3dd5JnPQ/dQkBj6AI4sxX33bJ8raTkWzT1phIlYsGPfVGqdEbxKxSZhXFyO1EVBgnwim94a8UJ4Ck5D+Hzitx6MO30C0jt0qMvPh+XPlvaOZugCMH2kJK7yG3H/O4Y/kSspUcvG7O8QHpzCaFqT3l00hcaPhU0mO04omZxLHEFeYm8uHi6bMZV0/VWA/ukUG94lYeUCfzt0dds3SMrpSjsdcyavMerD+94UwbB9bSzaZR9bjXZZCS3Mwdj4VgnsSneI5dBKOCyFsrUlrrLRKrXfJpYrtHXgXCq4gJWVme30JgdCTO1QB62vinLvUfVcnvBTQhEulWt8wMV4GtVDxeva+s2ZI01i3BCW+c3A7AedPQcKJlrPvlDxu0+Up4cx+P8XNppsIncFimOKvChR+fIZ/Td2n3JuYcWGZIya60Y4zUned8PvKTCnoRhGoWG1/cqeGdwSJnwpEtS6cIpp1bEgMN+lY45w6iAg0GzfN7vGLI4HWOW+PTxlIVGTy3idYJn6Bl5sRiCrrppw0CuectOB6cHk/PaU8ESqywtsUroEsZFZrtFlPrhnXpdC82np4S8HAgszBvGDS+PZgGsrSrXxaUgbDx7t6D9I2rLYI0I9U3yqCCQ== X-Forefront-Antispam-Report: CIP:12.22.5.238; CTRY:US; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:mail.nvidia.com; PTR:InfoNoRecords; CAT:NONE; SFS:(13230001)(4636009)(36840700001)(40470700004)(46966006)(4326008)(47076005)(426003)(336012)(83380400001)(40460700003)(5660300002)(55016003)(2906002)(36756003)(8936002)(70206006)(508600001)(8676002)(16526019)(26005)(186003)(6286002)(7696005)(2616005)(81166007)(356005)(110136005)(6666004)(82310400004)(316002)(86362001)(70586007)(1076003)(36860700001)(6636002)(36900700001); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Feb 2022 08:40:48.8156 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 4cbb1a1c-77b1-4d74-42cb-08d9f5df06c0 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[12.22.5.238]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT060.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV2PR12MB5918 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org One of the E-Switch vports plays the special role - it is assigned as "E-Switch manager" and has some special exclusive rights and duties - it maintains all the representors, manages FDB domain flows, etc. By default, the E-Switch vport index was supposed to be zero on standalone NICs (regular ConnectX) and 0xFFFE SmartNIC (BlueField), but that was not always correct - this index can be assigned with any value by kernel/hypervisor. Currently the E-Switch manager vport id is supposed to be default - 0 for standalone NICs, and 0xFFFE for the SmartNICs, and is deduced from the device PCI id. To handle this and do not suggest any default values, can use DevX API to query E-Switch manager vport ID directly from the firmware during initializaiton, and use that value by default. If the new method is not provided (legacy firmware), fallback to use the PCI id approach. Fixes: a564038699f9 ("net/mlx5: support E-Switch manager egress traffic match") Cc: stable@dpdk.org Signed-off-by: Shun Hao Acked-by: Viacheslav Ovsiienko --- drivers/common/mlx5/mlx5_devx_cmds.c | 12 ++++++++++++ drivers/common/mlx5/mlx5_devx_cmds.h | 2 ++ drivers/common/mlx5/mlx5_prm.h | 12 ++++++++++++ drivers/net/mlx5/mlx5_flow_dv.c | 4 ++++ 4 files changed, 30 insertions(+) diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c index 2e807a0829..6d632b97ed 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.c +++ b/drivers/common/mlx5/mlx5_devx_cmds.c @@ -1130,6 +1130,18 @@ mlx5_devx_cmd_query_hca_attr(void *ctx, goto error; } } + if (attr->eswitch_manager) { + hcattr = mlx5_devx_get_hca_cap(ctx, in, out, &rc, + MLX5_SET_HCA_CAP_OP_MOD_ESW | + MLX5_HCA_CAP_OPMOD_GET_CUR); + if (!hcattr) + return rc; + attr->esw_mgr_vport_id_valid = + MLX5_GET(esw_cap, hcattr, + esw_manager_vport_number_valid); + attr->esw_mgr_vport_id = + MLX5_GET(esw_cap, hcattr, esw_manager_vport_number); + } return 0; error: rc = (rc > 0) ? -rc : rc; diff --git a/drivers/common/mlx5/mlx5_devx_cmds.h b/drivers/common/mlx5/mlx5_devx_cmds.h index 37821b493e..4373761c29 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.h +++ b/drivers/common/mlx5/mlx5_devx_cmds.h @@ -252,6 +252,8 @@ struct mlx5_hca_attr { uint32_t umr_modify_entity_size_disabled:1; uint32_t umr_indirect_mkey_disabled:1; uint32_t log_min_stride_wqe_sz:5; + uint32_t esw_mgr_vport_id_valid:1; /* E-Switch Mgr vport ID is valid. */ + uint16_t esw_mgr_vport_id; /* E-Switch Mgr vport ID . */ uint16_t max_wqe_sz_sq; }; diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index 495b63191a..b9e39aa717 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -1264,6 +1264,7 @@ enum { MLX5_GET_HCA_CAP_OP_MOD_QOS_CAP = 0xc << 1, MLX5_GET_HCA_CAP_OP_MOD_ROCE = 0x4 << 1, MLX5_GET_HCA_CAP_OP_MOD_NIC_FLOW_TABLE = 0x7 << 1, + MLX5_SET_HCA_CAP_OP_MOD_ESW = 0x9 << 1, MLX5_GET_HCA_CAP_OP_MOD_VDPA_EMULATION = 0x13 << 1, MLX5_GET_HCA_CAP_OP_MOD_PARSE_GRAPH_NODE_CAP = 0x1C << 1, MLX5_GET_HCA_CAP_OP_MOD_GENERAL_DEVICE_2 = 0x20 << 1, @@ -1926,6 +1927,16 @@ struct mlx5_ifc_cmd_hca_cap_2_bits { u8 reserved_at_100[0x700]; }; +struct mlx5_ifc_esw_cap_bits { + u8 reserved_at_0[0x60]; + + u8 esw_manager_vport_number_valid[0x1]; + u8 reserved_at_61[0xf]; + u8 esw_manager_vport_number[0x10]; + + u8 reserved_at_80[0x780]; +}; + union mlx5_ifc_hca_cap_union_bits { struct mlx5_ifc_cmd_hca_cap_bits cmd_hca_cap; struct mlx5_ifc_cmd_hca_cap_2_bits cmd_hca_cap_2; @@ -1934,6 +1945,7 @@ union mlx5_ifc_hca_cap_union_bits { struct mlx5_ifc_qos_cap_bits qos_cap; struct mlx5_ifc_virtio_emulation_cap_bits vdpa_caps; struct mlx5_ifc_flow_table_nic_cap_bits flow_table_nic_cap; + struct mlx5_ifc_esw_cap_bits esw_cap; struct mlx5_ifc_roce_caps_bits roce_caps; u8 reserved_at_0[0x8000]; }; diff --git a/drivers/net/mlx5/mlx5_flow_dv.c b/drivers/net/mlx5/mlx5_flow_dv.c index c30cb4c203..272f000a99 100644 --- a/drivers/net/mlx5/mlx5_flow_dv.c +++ b/drivers/net/mlx5/mlx5_flow_dv.c @@ -97,6 +97,10 @@ static int16_t flow_dv_get_esw_manager_vport_id(struct rte_eth_dev *dev) { struct mlx5_priv *priv = dev->data->dev_private; + struct mlx5_common_device *cdev = priv->sh->cdev; + + if (cdev->config.hca_attr.esw_mgr_vport_id_valid) + return (int16_t)cdev->config.hca_attr.esw_mgr_vport_id; if (priv->pci_dev == NULL) return 0; -- 2.20.0