From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id E600FA0351 for ; Tue, 22 Feb 2022 13:48:35 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 078BD41150; Tue, 22 Feb 2022 13:48:33 +0100 (CET) Received: from NAM11-CO1-obe.outbound.protection.outlook.com (mail-co1nam11on2086.outbound.protection.outlook.com [40.107.220.86]) by mails.dpdk.org (Postfix) with ESMTP id C177E4114E; Tue, 22 Feb 2022 13:48:30 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=d3YhJBdKD5rpIe7JHWWrRmzaBrbdEPlJvfkn7UR9iZ1rnpDeLNXAayM4Yg+pFCKBCkBDN/+sYu2bUyEwTLZDZAamcNINpE47HF/HNDrFjDdQtvw41+XBEo1p08EDjffVHnXscLU2KKjOZ0ObV+hEjjPc4K2LJzJmBf2lrnZe+0yHfA9AAuMGyOJ+0clhfhWKLEIRsewmiXVKMBDqMD3qHBANHlJHTDyd+obtcmf36mSVnFbSknOYUT+mTY5BJozjTMG2ySR2yxOe7wbQf0q5YuJOCoG/re7jiXCgf78s0VtyUUCQtrl+j2KTvvALDmxt1Qpb8lH4qLMBq4AuDEtGwg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=CtHPBtUSofLnSHtakJuBBZr3Opl3K1LyTqHOodI8q+I=; b=cerUJBzhJorbpJbo3a9R7yXMrUDIgjqUYQcdo5/jedsy6eo8JOPa19Me0qAVpwjIpkMvQ/YTpZzcGBZeBySW5OW2de3JoNlWCOHJiI0hBWukgTRs8ZzJSU9amdeAMgBHXzFDGHWAm8OrPrK5Txv56fSCt/74ZiP9Su0heu77v4mkIBfBDe2mL3c7E8Ncftce1r/rprg8OSKhP8yDN/ui5tn0BfQnKOTrbzNNmB14Ze/C3vBKQEHDDt4UQaSVMGDZWyVwHSZ094ZPq/A4NjoNX4Qsynm5T4735AmrV+jk0SxQa9O0VDxnwmjEI2r0yXGVTmseD1JzRuiR/CyBkHxsHg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 12.22.5.236) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=CtHPBtUSofLnSHtakJuBBZr3Opl3K1LyTqHOodI8q+I=; b=FNEoGQaPhFfRZ8ujHIUmJF1vFk5w6EZdQSknOvjy/ztgQlGTc/OkKp902NerTqrN10BZCYuvXBC88Z4mOzIxED8uPtkVDK3tP09+RWFI/iBw1a2q+G+qGAyvFt0skSTYnMUv1b3O2WhPF+jTNqwX1bVkZZHU93BcjSqNuBwCVgYJsCUkeFB6LA2Ci6G4wPAwOWuyR4PvaUoKG0iTzKWkxaUJcVEq46Ai1oifUCO8Rn3d634h3gL/NQeVA+MLKeDLB4hHJN/N6NzioU6cz/xM627a4K89uYMn5gE+AJ0nnQBdtyCwiOZhU2cZBdZ+O0w01zJmFVl8VoxHdm+2C7t5ww== Received: from DM5PR07CA0046.namprd07.prod.outlook.com (2603:10b6:3:16::32) by BL0PR12MB4865.namprd12.prod.outlook.com (2603:10b6:208:17c::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4995.16; Tue, 22 Feb 2022 12:48:29 +0000 Received: from DM6NAM11FT049.eop-nam11.prod.protection.outlook.com (2603:10b6:3:16:cafe::b) by DM5PR07CA0046.outlook.office365.com (2603:10b6:3:16::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4995.24 via Frontend Transport; Tue, 22 Feb 2022 12:48:28 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 12.22.5.236) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 12.22.5.236 as permitted sender) receiver=protection.outlook.com; client-ip=12.22.5.236; helo=mail.nvidia.com; Received: from mail.nvidia.com (12.22.5.236) by DM6NAM11FT049.mail.protection.outlook.com (10.13.172.188) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4995.15 via Frontend Transport; Tue, 22 Feb 2022 12:48:28 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by DRHQMAIL109.nvidia.com (10.27.9.19) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Tue, 22 Feb 2022 12:48:25 +0000 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.9; Tue, 22 Feb 2022 04:48:24 -0800 Received: from nvidia.com (10.127.8.13) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.9 via Frontend Transport; Tue, 22 Feb 2022 04:48:22 -0800 From: Michael Baum To: CC: Matan Azrad , Raslan Darawsheh , Viacheslav Ovsiienko , Subject: [PATCH 1/5] doc: remove obsolete explanations from mlx5 guide Date: Tue, 22 Feb 2022 14:48:11 +0200 Message-ID: <20220222124815.2587851-2-michaelba@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220222124815.2587851-1-michaelba@nvidia.com> References: <20220222124815.2587851-1-michaelba@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: ef703807-ce59-4c43-ba0b-08d9f6019fa9 X-MS-TrafficTypeDiagnostic: BL0PR12MB4865:EE_ X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: tKVN+3+GicsDuz2Gyunt5PglSEJGttpDs8zWXLwFT9YWmhmTnxZIGKdAZUuVFXY5LX42qmblU6MDFpUhnWujfX5Xhi9a9fB9c7fT8dWTARkLR0Hv/LMuWxUEtj7EAFke1POoKgIcwaZkj/w5S5jjH/rBnJvk+yODF1qQmL2mHdfyVQKRFTs16xDOB4Ofd92FyxRXY3tuhcV0L6S66IfFncf4eZMAo0p88xgwThA/tCgqHru6RcLh1+w+1MvQxpYJDGA5SoPbjZ5l1pMTw0PtZctU4xUJMuMqvrjsHedkglIz6nemnjgUh/pGNIM8kTiz3Z8rNLl9ZulIXkU2b4h9n9Fk+Z1qBGWMu61FEZGfXvdtlCvnbGaramuO7wrGQXbc02UcWAdEBvijnLOf/hgfxpFyc0BKEjif/GFLit0Xf2QyCsrio4bRfAOwbNp+VwSKj0KNWpvlxgtqgh+eEBEyKtG3+IfpLKJgDNebSMLIARKb9pjem4vtLy+Dh+VHxy1XEbNye+z6JcyV9JsZwbwzOl2HEAFjFAVu42IKVl/NbUL/+ecxaSKj3XlOuAy4V+biWWFInNnE7MktPdHepJHE16ZuFBp3NpZ5bwWkzoqmyjTVU9lLiL5jJctSQe6Gx1d0zTOhkjRcPK48GbuMWuhZgS6f0z3oJEg8qaJ/v05+P+Q443ViNUkYZIEc+Be/qIUQ+mfuLP7/e/9wHjHdyypeXw== X-Forefront-Antispam-Report: CIP:12.22.5.236; CTRY:US; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:mail.nvidia.com; PTR:InfoNoRecords; CAT:NONE; SFS:(13230001)(4636009)(46966006)(40470700004)(36840700001)(1076003)(6286002)(26005)(8936002)(86362001)(81166007)(5660300002)(356005)(2616005)(186003)(2906002)(82310400004)(36860700001)(316002)(70206006)(336012)(70586007)(83380400001)(450100002)(47076005)(54906003)(426003)(40460700003)(6916009)(36756003)(7696005)(8676002)(508600001)(4326008)(6666004)(55016003)(36900700001); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Feb 2022 12:48:28.2643 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ef703807-ce59-4c43-ba0b-08d9f6019fa9 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[12.22.5.236]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT049.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL0PR12MB4865 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Vectorized routines were removed in result of Tx datapath refactoring, and devarg keys documentation was updated. However, more updating should have been done. In environment variables doc, there was explanation according to vectorized Tx which isn't relevant anymore. This patch removes this irrelevant explanation. Fixes: a6bd4911ad93 ("net/mlx5: remove Tx implementation") Cc: stable@dpdk.org Signed-off-by: Michael Baum Acked-by: Viacheslav Ovsiienko --- doc/guides/nics/mlx5.rst | 9 --------- 1 file changed, 9 deletions(-) diff --git a/doc/guides/nics/mlx5.rst b/doc/guides/nics/mlx5.rst index c3cc0c0f41..3f5c8bb303 100644 --- a/doc/guides/nics/mlx5.rst +++ b/doc/guides/nics/mlx5.rst @@ -557,15 +557,6 @@ Environment variables The register would be flushed to HW usually when the write-combining buffer becomes full, but it depends on CPU design. - Except for vectorized Tx burst routines, a write memory barrier is enforced - after updating the register so that the update can be immediately visible to - HW. - - When vectorized Tx burst is called, the barrier is set only if the burst size - is not aligned to MLX5_VPMD_TX_MAX_BURST. However, setting this environmental - variable will bring better latency even though the maximum throughput can - slightly decline. - Run-time configuration ~~~~~~~~~~~~~~~~~~~~~~ -- 2.25.1