From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 1C56841D8D for ; Mon, 27 Feb 2023 08:09:28 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 1798B40A84; Mon, 27 Feb 2023 08:09:28 +0100 (CET) Received: from NAM10-MW2-obe.outbound.protection.outlook.com (mail-mw2nam10on2067.outbound.protection.outlook.com [40.107.94.67]) by mails.dpdk.org (Postfix) with ESMTP id 1F1B040A7D for ; Mon, 27 Feb 2023 08:09:26 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=kE7AayGKv3U2LYEmrU/ykcSlpNqBjzd3o+BuxRzkhErieAKWGahkTsp0Dlu1R8XV9uqrcnhmb2zMJ/S0Gvfod8OYIql/G2lMMRXCCwIyz4y+/J/Hfha2jVxGj9F97x8sKZiuxqblzIUauRoSm9O2Z1Lf12AHS1ODURhn8Hc4Fq9vAplzyrEBGCF6aifZya6l4CEopcvNGCXutimR/Vr9qzKapAN87TvVWTN+L7tsp69+J0A+289t3UPJJyVRdzNn9sX2meHyabImdVeURwKUS646Z4p+v/KNOAtSgtIdi4yiKa6EAvrcXKX/cr/RT9hNaimQH7pxXDbooRzPUAIOGA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=woKRa2JkC66asw3akI5ukwpkokuygFzkzF+i4b42/HI=; b=PsjXcvGTwx2CvToL8TkN3MrCCcYmJb62UNHmofU0ju7/Tr7qR+cgNPrSP/lBlo0cCjC6P3KVDiVfln/n84YxgUXAJS7ctJiZ6KQdgaVFnBugsIAggBFwMsoNCp5Xx/8E3nBj/EGm+3Z9orxVj/Jc524nI0kKrnRReh9Ac/qM/8+w1CnwG+8zR9q9NU/lw5Ma37NCKvq44t3LdJqVAmcLn45SmYtagOlMKLta32mvsmfjS7lQVOIXJR6cGuvfGtFCua4XrqJQBi4y6V065bp0u9q1oihg8oNPMkCTJtz5vphp6jBhkHiaFyifVpJ+wCJaWpKoEOZnuiOiJExeC1nEqQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=marvell.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=woKRa2JkC66asw3akI5ukwpkokuygFzkzF+i4b42/HI=; b=bDwUf65tv1KYP/RP7fyRQZqWAlmxV4lvOq618fUF8/V0qsPNTcoIVn4RKsv8WeGed49eiCLDZZv8oCBaqNczKVGDLxcuIvpZ5fPrFUTCGz0x27ZSg8xhkgV5Vcye6T00+eOnZEvjMf3MMk1pec7qZla36A35csvCyve0tFHAr0z2Y9w+VYD6efjg7foSDms+Y0pri9uN4l6F7ia60f8cZfv/G5xSGGXfph+I3/MRYXGGdOZfRA/bgu/Sf+pWuNM099OD1oNr8wmqss2InwoocrPquoFXSIZyGi3mSHMuxXjy+ghebYOvzRifoGQg5LzeeM7AWK5bFbj7kqCaxzsiBQ== Received: from DM6PR06CA0026.namprd06.prod.outlook.com (2603:10b6:5:120::39) by CH3PR12MB8583.namprd12.prod.outlook.com (2603:10b6:610:15f::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6134.25; Mon, 27 Feb 2023 07:09:24 +0000 Received: from DM6NAM11FT080.eop-nam11.prod.protection.outlook.com (2603:10b6:5:120:cafe::89) by DM6PR06CA0026.outlook.office365.com (2603:10b6:5:120::39) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6134.29 via Frontend Transport; Mon, 27 Feb 2023 07:09:24 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by DM6NAM11FT080.mail.protection.outlook.com (10.13.173.105) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6156.16 via Frontend Transport; Mon, 27 Feb 2023 07:09:23 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Sun, 26 Feb 2023 23:09:03 -0800 Received: from nvidia.com (10.126.230.37) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Sun, 26 Feb 2023 23:09:01 -0800 From: Xueming Li To: Sunil Kumar Kori CC: dpdk stable Subject: patch 'common/cnxk: reduce channel count per LMAC' has been queued to stable release 22.11.2 Date: Mon, 27 Feb 2023 14:59:42 +0800 Message-ID: <20230227070107.15664-74-xuemingl@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230227070107.15664-1-xuemingl@nvidia.com> References: <20230227062349.13764-1-xuemingl@nvidia.com> <20230227070107.15664-1-xuemingl@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.230.37] X-ClientProxiedBy: rnnvmail202.nvidia.com (10.129.68.7) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM6NAM11FT080:EE_|CH3PR12MB8583:EE_ X-MS-Office365-Filtering-Correlation-Id: 9d763497-1fa3-48a8-1a34-08db18918e29 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: pHAP4aI4u2nPKm2MWmw9WahX68edxERZZ3OjC1AJ+ElyBcVGxvZQEgxG0iPjF5G8x0TfSvz+1icuXWPJXjx6ypPA1aHfAPt0hBkVrEQ4LgmMs6htsNwgWWb7H0qteAkgvJomWGtWjdUEu6eQJvh6xHHtTaxQUn6rAC7BLG1weMwfdZB1ffTVRwXP8p1Vo7ckdi5C4fwBpy90iCgQD/00dLPW3MZxWagNk7cq0VyP+jKzL2odU/r6ToIO9G7JtnPvKNLZTVmvwurRJxK43FIfBiAA6NwqAPrRpZ7Mgx3BYmKeRIb0K/kgJaAqnSbTREIb5wkDt75fvl1bV5TxtWJhwUYNZ6y5lKMC5eivzugh27qS0Tx/u+514rwPgxXMtYp3lup1XS3n8USjMf2Lnwg8L9+QpCRdjmZRm/IZhf+DnF1V3jxQ1pOV4VPHYosc+ZwBMAIJtp5EGfAr/zdrhlKD3mV/qmDhHzSf3oI8EwK8KaRT/flTpZU2WtbossVs8FcnIev2+ijC1fuRiA3VX/PpItueCR/LgVASEPs/WIdox4bMsvz8VXeafufH1HKwLrNv37TkWHmku8TeKRrsmkVHBSPssjESClcJMvBQol1N8exySA09ivt9rlPvfydmUm6qcY84zr/XzlOFjZ5ngtAGR/S64YZbEH/sEj5rANjNfIgJRJCacTvRZpP1g1TmzyQs2B3S6QDGO/WifjvN8khrxaX4w8q2goM1zjA/l1Lt9dWI4/HFT+Jx+HEIDddwe4ym/3efa7Gv9nz63rjVtA3cXmOLBKHgZ5GzsdPMM6siIykiw/U6/ZiAL38EKFRn2wug X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230025)(4636009)(136003)(346002)(376002)(39860400002)(396003)(451199018)(36840700001)(40470700004)(46966006)(426003)(47076005)(83380400001)(336012)(2616005)(82310400005)(36860700001)(356005)(86362001)(36756003)(40460700003)(55016003)(82740400003)(7636003)(40480700001)(34020700004)(70206006)(70586007)(478600001)(316002)(8936002)(5660300002)(6916009)(8676002)(4326008)(41300700001)(2906002)(1076003)(53546011)(26005)(6666004)(6286002)(186003)(16526019)(966005)(7696005); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 27 Feb 2023 07:09:23.6033 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 9d763497-1fa3-48a8-1a34-08db18918e29 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT080.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH3PR12MB8583 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 22.11.2 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 03/01/23. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://git.dpdk.org/dpdk-stable/log/?h=22.11-staging This queued commit can be viewed at: https://git.dpdk.org/dpdk-stable/commit/?h=22.11-staging&id=d7d670cbe2370d5e71a694669597ffa11071949e Thanks. Xueming Li --- >From d7d670cbe2370d5e71a694669597ffa11071949e Mon Sep 17 00:00:00 2001 From: Sunil Kumar Kori Date: Wed, 4 Jan 2023 11:37:12 +0530 Subject: [PATCH] common/cnxk: reduce channel count per LMAC Cc: Xueming Li [ upstream commit 869f5bc370d70874b8a49b34aff39709a2b6f8fe ] Due to limitation, imposed by latest AF kernel driver, maximum number of channel supported per LMAC is reduced to 8. Because of this change application gets failed to initialize for more channels. Also this limitation impacts PFC functional behaviour. So patch just aligns the supported number of channel with AF kernel driver. Fixes: 20d02329cdc2 ("common/cnxk: support priority flow control") Signed-off-by: Sunil Kumar Kori --- drivers/common/cnxk/roc_mbox.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/common/cnxk/roc_mbox.h b/drivers/common/cnxk/roc_mbox.h index 8b0384c737..fd9d3e73cd 100644 --- a/drivers/common/cnxk/roc_mbox.h +++ b/drivers/common/cnxk/roc_mbox.h @@ -1169,7 +1169,7 @@ struct nix_bp_cfg_req { * so maximum 256 channels are possible. */ #define NIX_MAX_CHAN 256 -#define NIX_CGX_MAX_CHAN 16 +#define NIX_CGX_MAX_CHAN 8 #define NIX_LBK_MAX_CHAN 1 struct nix_bp_cfg_rsp { struct mbox_msghdr hdr; -- 2.25.1 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2023-02-27 14:08:43.288445800 +0800 +++ 0075-common-cnxk-reduce-channel-count-per-LMAC.patch 2023-02-27 14:08:40.799237000 +0800 @@ -1 +1 @@ -From 869f5bc370d70874b8a49b34aff39709a2b6f8fe Mon Sep 17 00:00:00 2001 +From d7d670cbe2370d5e71a694669597ffa11071949e Mon Sep 17 00:00:00 2001 @@ -4,0 +5,3 @@ +Cc: Xueming Li + +[ upstream commit 869f5bc370d70874b8a49b34aff39709a2b6f8fe ] @@ -16 +18,0 @@ -Cc: stable@dpdk.org @@ -24 +26 @@ -index 0989bddc3b..b74eb71275 100644 +index 8b0384c737..fd9d3e73cd 100644 @@ -27 +29 @@ -@@ -1173,7 +1173,7 @@ struct nix_bp_cfg_req { +@@ -1169,7 +1169,7 @@ struct nix_bp_cfg_req {