From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <stable-bounces@dpdk.org>
Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124])
	by inbox.dpdk.org (Postfix) with ESMTP id 4AA20457A1
	for <public@inbox.dpdk.org>; Mon, 12 Aug 2024 15:02:22 +0200 (CEST)
Received: from mails.dpdk.org (localhost [127.0.0.1])
	by mails.dpdk.org (Postfix) with ESMTP id 435F140668;
	Mon, 12 Aug 2024 15:02:22 +0200 (CEST)
Received: from NAM10-BN7-obe.outbound.protection.outlook.com
 (mail-bn7nam10on2058.outbound.protection.outlook.com [40.107.92.58])
 by mails.dpdk.org (Postfix) with ESMTP id C33C5402C3
 for <stable@dpdk.org>; Mon, 12 Aug 2024 15:02:19 +0200 (CEST)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=u5eThHxUa3NM+Dz9pw8dsjTIrS0c8dVEqXAuYQHdZh2NKyky3vIDNYkiJKHD7ckzbNrd0jEqibm5yZRS0Ous14lTvYEOjh73CL72an0laALDcN0izPJYvhxG4L4btkRnpKksQLCksFTYTGmJxsf9d0YF9JGwGB6FgDNIpCvtmmEWLyIFoP3pWZwO922Fn81b8QP/5YLGKOKPYNejg7OZzjWFGMoqZ/3VbIPsgppMBLf8kPHn1GlG2GTm7Aouod0py3sDEXNC9qTrtSwJbUShsrb8Or48pKJQzl+4X3896Gu+VxkCz6hVj0ewpROyKoHTqRAwR2omWnGLGmcNKMw3aA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=ZinRc0JXXo+SByfZS0r0Mm36ZONcYBB/OsfU3AvreyA=;
 b=Puug/V0T2yz4ELPOpZcGHTint8AGYHzz2rktLJVxVHvIP2JwaTim58YtGFuzn9szxqGJrlknSBmbxbzYCh36xzXUBlc0NNGtjqLqfjsRY5DGTVZDNsIz0+crJoNN7eXIMVVr580aRBlYtbwz7G+m0NmYzsnAz2ODmNIj15wSKRPB7Qhf1tlVXyETNxAhQIq4q6OhvoJfHIDF5HFhPDbT6afxSjicCdhCtW3fcpnPA+aCg3gGoIiYFyZid133zIto6cFNzuGxBNaDKr2f8ahEAaa83q+Me6cICE0iEnTVMMeAreKcSb5PdtfI7dM7M6FOb8H1pEMpy1cCAVD6uq7XXw==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=temperror (sender ip
 is 216.228.117.161) smtp.rcpttodomain=dpdk.org
 smtp.mailfrom=nvidia.com; 
 dmarc=temperror action=none header.from=nvidia.com; dkim=none (message not
 signed); arc=none (0)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;
 s=selector2;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=ZinRc0JXXo+SByfZS0r0Mm36ZONcYBB/OsfU3AvreyA=;
 b=QBF0OM6magTP8ITXEdyFfZ79Eie2DqZDVLBUH2bV4kdXalTnW/YnJitK0hlY0YnSCGack6eTdbu78mD5J3LPjYz/X3IcVM0hJgETgaOEnskXRJ6Ka50cBXYjPXvUoEMuOfoxXcFppNa0KbWb5njXWzlcuB0ofqlVYsHX5lyOnkjFNgO6YjlIiKaY8RbufMD6Go4sT9hXmgoqLxN7/tv+9RrWpFcqYM4PBqMen542j6u1ilFIyi4PZ3EXFE6V24YN9ufrDV0hNtphqEbydNczKqTuCy8QGYB87eg5yJiFM6MSDQjOG+miWjE1UOQJho6XpBFpTKL+2LZjtD4E++lelA==
Received: from SA0PR11CA0180.namprd11.prod.outlook.com (2603:10b6:806:1bb::35)
 by DM4PR12MB6061.namprd12.prod.outlook.com (2603:10b6:8:b3::5) with
 Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.7849.22; Mon, 12 Aug 2024 13:02:14 +0000
Received: from SN1PEPF00026368.namprd02.prod.outlook.com
 (2603:10b6:806:1bb:cafe::50) by SA0PR11CA0180.outlook.office365.com
 (2603:10b6:806:1bb::35) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7828.33 via Frontend
 Transport; Mon, 12 Aug 2024 13:02:14 +0000
X-MS-Exchange-Authentication-Results: spf=temperror (sender IP is
 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed)
 header.d=none;dmarc=temperror action=none header.from=nvidia.com;
Received-SPF: TempError (protection.outlook.com: error in processing during
 lookup of nvidia.com: DNS Timeout)
Received: from mail.nvidia.com (216.228.117.161) by
 SN1PEPF00026368.mail.protection.outlook.com (10.167.241.133) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.7849.8 via Frontend Transport; Mon, 12 Aug 2024 13:02:12 +0000
Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com
 (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Mon, 12 Aug
 2024 06:01:48 -0700
Received: from nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com
 (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Mon, 12 Aug
 2024 06:01:46 -0700
From: Xueming Li <xuemingl@nvidia.com>
To: Gregory Etelson <getelson@nvidia.com>
CC: <xuemingl@nvidia.com>, Dariusz Sosnowski <dsosnowski@nvidia.com>, "dpdk
 stable" <stable@dpdk.org>
Subject: patch 'net/mlx5: fix Arm build with GCC 9.1' has been queued to
 stable release 23.11.2
Date: Mon, 12 Aug 2024 20:49:55 +0800
Message-ID: <20240812125035.389667-119-xuemingl@nvidia.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20240812125035.389667-1-xuemingl@nvidia.com>
References: <20240712110153.309690-23-xuemingl@nvidia.com>
 <20240812125035.389667-1-xuemingl@nvidia.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-Originating-IP: [10.126.231.35]
X-ClientProxiedBy: rnnvmail201.nvidia.com (10.129.68.8) To
 rnnvmail201.nvidia.com (10.129.68.8)
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: SN1PEPF00026368:EE_|DM4PR12MB6061:EE_
X-MS-Office365-Filtering-Correlation-Id: 0ef1b418-4855-4631-b17f-08dcbacefb96
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
 ARA:13230040|36860700013|1800799024|82310400026|376014; 
X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?hmHnwGFqAdCJiUk4qf9GYs+siHdBzoG4Z+J7GlDxJuzM0jthQOwq77gyHvyO?=
 =?us-ascii?Q?rLxJ+YDntbSUMwECMjlN3xZKeyyP3K4qn4PTsG3j48pqj9aRtsHMA3XDvowj?=
 =?us-ascii?Q?reOQ6dvJvnpYBxQ/E8V7NxbYs+bhug9b6ucqtzhvtRfABnznXd9IyLtQkdrX?=
 =?us-ascii?Q?kMR1LOZ92/rhZKdfDVe9yQhpJaoXzQ9d+3ikj/fa9IB33av+6BXft5MTi6Iz?=
 =?us-ascii?Q?bThYJQR7bhszUbzOCbq8WQ1zGytEynOK+ZD9i51RUs/BFWnfwhGlSPRJgcLb?=
 =?us-ascii?Q?plJzMwrDQ+VWP0SwAQsFXKOXSTh5s7su/V9qrGzrk+DjeKjIoXTaARpBitM2?=
 =?us-ascii?Q?iymhz67f07DC/oafbLT3DR2x/Wjyk+n0JIqblH2kMuPo/Sr+T1QeSv/yoAQg?=
 =?us-ascii?Q?FyxRsfCJia2zFxbR3jqLVf87zdrtpRSrhTsvtfwGwfp7Op4HSAE7/kaqgMa6?=
 =?us-ascii?Q?+zDFaI2ACFjsTJm6fEL0KJZSuxWn3vqoMH7qmzrjLyp/ir9R2WgEVpyBATaa?=
 =?us-ascii?Q?UghtGRZe9+WOecFYd3akjacikrey49YDa+KApw5/iMDevO2fOkItv2zkmJx9?=
 =?us-ascii?Q?TIyQFHgMNnjP5HyJr1f7HnBVW91wNtrqZkWRpFtbybIsYCDZig1RDjIf6Q92?=
 =?us-ascii?Q?tVh4mcfI5bslW/llyLZWHASsbcMVGmODPjIeZBevvM6J/QDDZo5EF8DHohyh?=
 =?us-ascii?Q?bDCiwPpKPC+6eU0yDTlLJe4feApCQ5etsDSluWgFFK8Jk0/7GOF3gZAMT/gI?=
 =?us-ascii?Q?kMaiQZnIuvZ6EHY6VTD17b2trjq/fW8YCIAN9yecNuDtNoFx4zfDecbA6AJ9?=
 =?us-ascii?Q?IaA26k86f4jfa49E+gL1/8VWHk/9IGA7mcRlzlLwcTc91vZdGbz1ldIg38An?=
 =?us-ascii?Q?IpSKWK6ShdlqmckObTCYBLHEgVPMLdzl0iSFkU/NxpUlh+G8fVIzSiIrw8hL?=
 =?us-ascii?Q?D5wjc8HeYd5i9WA5zVdE+HraI1AXJft6OGiwwmK+1GF41fbRMggrDDSy6HUO?=
 =?us-ascii?Q?p3FKT3+dP+w6vX56q0pdLxadJGu1hQNKRq1bCoJRdpl8+5XoAUztPJzhCKyw?=
 =?us-ascii?Q?W/SPBHWj97KjM0cyHiKbCum9v2PQgiXt5qEOvAgOxD+2OvEuDpllm1p9Dbsa?=
 =?us-ascii?Q?1gNJydnzZefvLZ9R+8Vm/AXEt/kvbUjcr7iK2SmM1B5r2FEIgZI9QNuldtlN?=
 =?us-ascii?Q?1BhD747Syk2nRuP+gjO0Kjs2CyLF/DJdcjGu+ZSjfzSUggOvZtgI9cGFed9d?=
 =?us-ascii?Q?euWGmS32lWZ/M1BgwkTf+LnWk3cwrox37Dogqt8jnyGnUlBzN4iIOfUhLyKB?=
 =?us-ascii?Q?ZzfKPQtufoFt4jWZpmD3ydCjIOIDpSbL72RTUWTpmPi9ldGSxO4z8GRPjbGO?=
 =?us-ascii?Q?2gENBFauysCHjLNf4N8YMQmewi+v9JMcowGh2ANz3IUbKntsoVvZ/gtdjBoL?=
 =?us-ascii?Q?eMRxspyIrHgdH6y+QvgmBFOF6Pp91FLo?=
X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE;
 SFS:(13230040)(36860700013)(1800799024)(82310400026)(376014); DIR:OUT;
 SFP:1101; 
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Aug 2024 13:02:12.5347 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 0ef1b418-4855-4631-b17f-08dcbacefb96
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161];
 Helo=[mail.nvidia.com]
X-MS-Exchange-CrossTenant-AuthSource: SN1PEPF00026368.namprd02.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR12MB6061
X-BeenThere: stable@dpdk.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: patches for DPDK stable branches <stable.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/stable>,
 <mailto:stable-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/stable/>
List-Post: <mailto:stable@dpdk.org>
List-Help: <mailto:stable-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/stable>,
 <mailto:stable-request@dpdk.org?subject=subscribe>
Errors-To: stable-bounces@dpdk.org

Hi,

FYI, your patch has been queued to stable release 23.11.2

Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet.
It will be pushed if I get no objections before 08/14/24. So please
shout if anyone has objections.

Also note that after the patch there's a diff of the upstream commit vs the
patch applied to the branch. This will indicate if there was any rebasing
needed to apply to the stable branch. If there were code changes for rebasing
(ie: not only metadata diffs), please double check that the rebase was
correctly done.

Queued patches are on a temporary branch at:
https://git.dpdk.org/dpdk-stable/log/?h=23.11-staging

This queued commit can be viewed at:
https://git.dpdk.org/dpdk-stable/commit/?h=23.11-staging&id=c1792007ffae7fb76ed201ef03126e31d829e38f

Thanks.

Xueming Li <xuemingl@nvidia.com>

---
>From c1792007ffae7fb76ed201ef03126e31d829e38f Mon Sep 17 00:00:00 2001
From: Gregory Etelson <getelson@nvidia.com>
Date: Sun, 7 Jul 2024 12:57:23 +0300
Subject: [PATCH] net/mlx5: fix Arm build with GCC 9.1
Cc: Xueming Li <xuemingl@nvidia.com>

[ upstream commit 42d6a9084f55281a70bece647803cddbeb8aaec8 ]

GCC has introduced a bugfix in 9.1 that changed GCC ABI in ARM setups
https://gcc.gnu.org/gcc-9/changes.html
```
On Arm targets (arm*-*-*), a bug in the implementation of the
procedure call standard (AAPCS) in the GCC 6, 7 and 8 releases
has been fixed a structure containing a bit-field based on a 64-bit
integral type and where no other element in a structure required
64-bit alignment could be passed incorrectly to functions.
This is an ABI change. If the option -Wpsabi is enabled
(on by default) the compiler will emit a diagnostic note for code
that might be affected.
```

This fixes the PMD compilation in the INTEGRITY flow item.

Fixes: 23b0a8b298b1 ("net/mlx5: fix integrity item validation and translation")

Signed-off-by: Gregory Etelson <getelson@nvidia.com>
Acked-by: Dariusz Sosnowski <dsosnowski@nvidia.com>
---
 drivers/net/mlx5/mlx5_flow_dv.c | 4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

diff --git a/drivers/net/mlx5/mlx5_flow_dv.c b/drivers/net/mlx5/mlx5_flow_dv.c
index d7eba9a71f..863737ceba 100644
--- a/drivers/net/mlx5/mlx5_flow_dv.c
+++ b/drivers/net/mlx5/mlx5_flow_dv.c
@@ -7075,11 +7075,13 @@ flow_dv_validate_attributes(struct rte_eth_dev *dev,
 }
 
 static int
-validate_integrity_bits(const struct rte_flow_item_integrity *mask,
+validate_integrity_bits(const void *arg,
 			int64_t pattern_flags, uint64_t l3_flags,
 			uint64_t l4_flags, uint64_t ip4_flag,
 			struct rte_flow_error *error)
 {
+	const struct rte_flow_item_integrity *mask = arg;
+
 	if (mask->l3_ok && !(pattern_flags & l3_flags))
 		return rte_flow_error_set(error, EINVAL,
 					  RTE_FLOW_ERROR_TYPE_ITEM,
-- 
2.34.1

---
  Diff of the applied patch vs upstream commit (please double-check if non-empty:
---
--- -	2024-08-12 20:44:06.242745703 +0800
+++ 0118-net-mlx5-fix-Arm-build-with-GCC-9.1.patch	2024-08-12 20:44:02.485069371 +0800
@@ -1 +1 @@
-From 42d6a9084f55281a70bece647803cddbeb8aaec8 Mon Sep 17 00:00:00 2001
+From c1792007ffae7fb76ed201ef03126e31d829e38f Mon Sep 17 00:00:00 2001
@@ -4,0 +5,3 @@
+Cc: Xueming Li <xuemingl@nvidia.com>
+
+[ upstream commit 42d6a9084f55281a70bece647803cddbeb8aaec8 ]
@@ -22 +24,0 @@
-Cc: stable@dpdk.org
@@ -31 +33 @@
-index 8a0d58cb05..89057edbcf 100644
+index d7eba9a71f..863737ceba 100644
@@ -34 +36 @@
-@@ -7396,11 +7396,13 @@ flow_dv_validate_attributes(struct rte_eth_dev *dev,
+@@ -7075,11 +7075,13 @@ flow_dv_validate_attributes(struct rte_eth_dev *dev,