From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 6DA1746A63 for ; Thu, 26 Jun 2025 14:03:52 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 67248400D6; Thu, 26 Jun 2025 14:03:52 +0200 (CEST) Received: from NAM04-MW2-obe.outbound.protection.outlook.com (mail-mw2nam04on2048.outbound.protection.outlook.com [40.107.101.48]) by mails.dpdk.org (Postfix) with ESMTP id E902C400D6 for ; Thu, 26 Jun 2025 14:03:50 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=GHNIgv5vw6kCtSqLSGIe/LDWxTetN1tetSlZsb2zvdpiNIju0zh+Jh6CaLLVx+gFGRZHxdvzjH1moGeTrRFSBM0a+A/19slucf6mA0eE1/5Tf/PQR7he4jqBdOhOtA9gbICXkaU9fdB8fdeD0vPS2Hht3x8pGI8hC+AHWwblYmjjVyZ4lsSbKrquFKFAvfVdhmrz7LDgixdKHlO23JGpwzPM+11Oq5uZiG+MaN+bH8GQusiYeTfcXGS4+I6K4IeJJqUDoq2avsYBthbKlY7uoEl/dFxwIz0yypjcvEUOLywZpfZq/4zCiyoOQwQUtSZUbMFUiyCPlgRkYNghq26mmQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=PcjFtYmsCQMRJRGglRY83Ydd3o7yS6rWqoJg4ggZOtk=; b=oO/wgBHF5z842JeB9isUeo7IdIwGhCzUXmZl7Dl1bmY932kw3oFbVh9Tn4e59rbCaLGjX1l9fs3Dc9KBFqRU1q1tl/oZgrm0VeaYTr6PgbEagpUCKmeY4kg5pFZIOTaQHdAL+Zk+PMuvBXbsOScNimUtoeeVTULMuSXliJdvTKC8/N9h+U4glUEJD2LeVggATdiWIjl0aC9wIh9+7Ym6ml4X7rgU9XxT1/c/oy6L71ojfFfhPQxh3R8EkbATSLe6jZVH2i+059fTZxf01JWhrrkPJ2uVoeQAnf3IiMSpL88Vu7ims1WiDOMI43CG0Kv6cEMpZKAi9ayz/y5J/xMdmQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=intel.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=PcjFtYmsCQMRJRGglRY83Ydd3o7yS6rWqoJg4ggZOtk=; b=h9ZHB53+SN5+N2pm5J1AOyg+/qUq6RZodZzEmm+c7U8oXtQG4TiKgI7IloOcTUE/3XUWxFM1iWr54g4b68ZJcbUtHw6IhSvR9hLCA5AqFe3hYdi6Woavghvm2RAcL6ydzgjXYQL9bdVWdJBSwYgQaXGIeNlAeS2hKd1z2c8TXbmaeqCKRmETwTJ1/fq45bNU1/UtW7uknXYgxMB29EOXh8zJd1cEvSsyAIpKWzDAbSSZMuomVv7F1egh858awdvhy+I2h0ESCh7UPvH5jJ+0l2kYBkw57N4G5rtM63iKyJCEN6hb7txewkg6yVX5zbowVIHdVE4BTum5kHNqDPBnNg== Received: from DM6PR17CA0007.namprd17.prod.outlook.com (2603:10b6:5:1b3::20) by SJ2PR12MB9212.namprd12.prod.outlook.com (2603:10b6:a03:563::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8880.17; Thu, 26 Jun 2025 12:03:43 +0000 Received: from CY4PEPF0000EE3C.namprd03.prod.outlook.com (2603:10b6:5:1b3:cafe::23) by DM6PR17CA0007.outlook.office365.com (2603:10b6:5:1b3::20) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8880.21 via Frontend Transport; Thu, 26 Jun 2025 12:03:43 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by CY4PEPF0000EE3C.mail.protection.outlook.com (10.167.242.13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8880.14 via Frontend Transport; Thu, 26 Jun 2025 12:03:43 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Thu, 26 Jun 2025 05:03:25 -0700 Received: from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14; Thu, 26 Jun 2025 05:03:23 -0700 From: Xueming Li To: Arkadiusz Kusztal CC: Xueming Li , Brian Dooley , dpdk stable Subject: patch 'crypto/qat: fix out-of-place header bytes in AEAD raw API' has been queued to stable release 23.11.5 Date: Thu, 26 Jun 2025 20:00:39 +0800 Message-ID: <20250626120145.27369-20-xuemingl@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250626120145.27369-1-xuemingl@nvidia.com> References: <20250626120145.27369-1-xuemingl@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.230.35] X-ClientProxiedBy: rnnvmail201.nvidia.com (10.129.68.8) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CY4PEPF0000EE3C:EE_|SJ2PR12MB9212:EE_ X-MS-Office365-Filtering-Correlation-Id: 08c21256-2e39-41d5-e2c6-08ddb4a97f32 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|376014|36860700013|1800799024|13003099007|7053199007; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?uOAje3REH7V83EFfpepnZiSFpsOui+A5E8bdZDolAnljH/jfWUkL3XR1rDwz?= =?us-ascii?Q?4G1iM0QIA5PAQUuL3pvUUi+LKfhaDSQL7gLOgy9DvnXaQGTc3cp9uNE7+UVN?= =?us-ascii?Q?CC52gV+780soEnuGy0Uvg8pThrjxSzt6Nfx9ijY5glIdesDaX6HUc+N/u+J3?= =?us-ascii?Q?EP5h+YIJkP3EVG33h3OqJLuXtvmVVJ/NQv+tDO9a7znC9ewWqmwCCJq9zyWk?= =?us-ascii?Q?myissjfqSIolsOc6DVOhV+nNtviBf9q7+ABwtQO7ayC2J1DVRp+3Zk+Z2P/m?= =?us-ascii?Q?PfUMoKajjhJg1ok7Y/x/VwBzq1bOIq3vnc2YIFaPURXi+Cjr4efA4IfT3TPd?= =?us-ascii?Q?2J8nomnMOSMHCx85DAuA8VQGH4NCWltn2Hy2+gpuX/Iwo1L9PDm6aG8f7bnZ?= =?us-ascii?Q?nRyl2thUPQLmAKqREw5cOaf9aVB783+JcZv0jr6bQg4Xj2PUaJs0J64Xyggh?= =?us-ascii?Q?OfxpVFsVhqR4f6t8H280c1uD872TtxUQCKPjK2W+TU3W0Cgon5+5MSRLv2J3?= =?us-ascii?Q?1g/jI9cTEl3S6YG7S4nzSz9a5RiYrXUQbOD7jD9dnJiOQsfmBBjMCw7leykr?= =?us-ascii?Q?D2M3uFKWloH529TiRyRs824Q4rgTFq32rcqwpZd3idX1wdkw9gfFvxG2YpC5?= =?us-ascii?Q?WIc8pSfqi7si2CaZZSnCsyKUD1MwW1WMRs/M5PzouDd4nbwj6RH62IlLotQs?= =?us-ascii?Q?8QkoGaDZXo3h+Kr3190IPfojnJA04IPWN6A8IjCaPIqXsFRgJgomMiquKQLx?= =?us-ascii?Q?MqLEcFeP7YYLm0U4JBLMfPB/qjimU1VBgdHiOJ3yaPocD06ib3wvI7dBo3it?= =?us-ascii?Q?oaF+v/11Pg+pkrVU13Q92bQZ67GaJl/F8tySfYQsL+Ssdjr9rjJSpaTnwpVo?= =?us-ascii?Q?KDSj8U763HrhZGlsfY6YF8U5Ca+TpYBDfqjayJwcQJF8EX9bvnvOP5xInqyI?= =?us-ascii?Q?kN/PeogqmvKo+z+3bENnSzNjZbbwm7DECPps5tzfI6dAq6dNBfOUOVFkZ7Ug?= =?us-ascii?Q?34NkttO+8OqqS9Lns54WduOt00xY0VGrqeyJQvHg19la2Sg9QuiaRio14u0p?= =?us-ascii?Q?8cui5zWO7VxC0klPMA69Uqqh14bKnGDw/enO9KWxDXG4/16LJI4RtKTcnQdP?= =?us-ascii?Q?Yf3a1N7a4wDHTHoGLhLZ3jUyYAhgxS1Bw3dSl2r9FnFspFFf2rGJ/FS5LSG8?= =?us-ascii?Q?QNDs4FbtEZn97IUL1LXlswDzkgZAE0BW0ehaCCf2DeYcwKfo3Njkumh90p4/?= =?us-ascii?Q?QP8fy7j9Hm9qtSROITks/ZIdy6d8l98x9qK6uSOIudjD+L4/nXo9ALxjUpVn?= =?us-ascii?Q?D5cGKkbgUVls3VD1qSwYeR5qUF+72M8dgQJ4gbvL44J5a6yR0+I3uKe2ZqP2?= =?us-ascii?Q?IaGemyydaYNF0/PAuRGrxgA1x9lNVmcqh5EphPD6gBkFIa7VS3XMxA9frbYd?= =?us-ascii?Q?ePvLIHmUOSGHnxzBoICuRnJp8kCFwAWv7//QL6oHLrW2dYzYqZIKdg8ob1IK?= =?us-ascii?Q?hJvHA9bB/dqfQIEUJqHO/7ErBzBrsVqwV57k3LFQ8d+aR/PoorkQE+qq0g?= =?us-ascii?Q?=3D=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230040)(82310400026)(376014)(36860700013)(1800799024)(13003099007)(7053199007); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Jun 2025 12:03:43.1881 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 08c21256-2e39-41d5-e2c6-08ddb4a97f32 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CY4PEPF0000EE3C.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ2PR12MB9212 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 23.11.5 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 06/28/25. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://git.dpdk.org/dpdk-stable/log/?h=23.11-staging This queued commit can be viewed at: https://git.dpdk.org/dpdk-stable/commit/?h=23.11-staging&id=7515c10eeae6b595ac12a7833e7d331773e5d15d Thanks. Xueming Li --- >From 7515c10eeae6b595ac12a7833e7d331773e5d15d Mon Sep 17 00:00:00 2001 From: Arkadiusz Kusztal Date: Thu, 20 Mar 2025 16:57:02 +0000 Subject: [PATCH] crypto/qat: fix out-of-place header bytes in AEAD raw API Cc: Xueming Li [ upstream commit 06597aaac85638eaa92b66f341185cd0ba39aca6 ] This commit fixes a problem with overwriting data in the OOP header in RAW API crypto processing when using AEAD algorithms. Fixes: 85fec6fd9674 ("crypto/qat: unify raw data path functions") Signed-off-by: Arkadiusz Kusztal Acked-by: Brian Dooley --- drivers/crypto/qat/dev/qat_crypto_pmd_gens.h | 134 +++++++++++++++++++ drivers/crypto/qat/dev/qat_sym_pmd_gen1.c | 13 +- 2 files changed, 142 insertions(+), 5 deletions(-) diff --git a/drivers/crypto/qat/dev/qat_crypto_pmd_gens.h b/drivers/crypto/qat/dev/qat_crypto_pmd_gens.h index 64e892d022..a817c2bbb7 100644 --- a/drivers/crypto/qat/dev/qat_crypto_pmd_gens.h +++ b/drivers/crypto/qat/dev/qat_crypto_pmd_gens.h @@ -6,9 +6,12 @@ #define _QAT_CRYPTO_PMD_GENS_H_ #include +#include +#include #include "qat_crypto.h" #include "qat_sym_session.h" #include "qat_sym.h" +#include "icp_qat_fw_la.h" #define AES_OR_3DES_MISALIGNED (ctx->qat_mode == ICP_QAT_HW_CIPHER_CBC_MODE && \ ((((ctx->qat_cipher_alg == ICP_QAT_HW_CIPHER_ALGO_AES128) || \ @@ -141,6 +144,137 @@ qat_cipher_is_len_in_bits(struct qat_sym_session *ctx, return 0; } +static inline +uint32_t qat_reqs_mid_set(int *error, struct icp_qat_fw_la_bulk_req *const req, + struct qat_sym_op_cookie *const cookie, const void *const opaque, + const struct rte_crypto_sgl *sgl_src, const struct rte_crypto_sgl *sgl_dst, + const union rte_crypto_sym_ofs ofs) +{ + uint32_t src_tot_length = 0; /* Returned value */ + uint32_t dst_tot_length = 0; /* Used only for input validity checks */ + uint32_t src_length = 0; + uint32_t dst_length = 0; + uint64_t src_data_addr = 0; + uint64_t dst_data_addr = 0; + const struct rte_crypto_vec * const vec_src = sgl_src->vec; + const struct rte_crypto_vec * const vec_dst = sgl_dst->vec; + const uint32_t n_src = sgl_src->num; + const uint32_t n_dst = sgl_dst->num; + const uint16_t offset = RTE_MAX(ofs.ofs.cipher.head, ofs.ofs.auth.head); + const uint8_t is_flat = !(n_src > 1 || n_dst > 1); /* Flat buffer or the SGL */ + const uint8_t is_in_place = !n_dst; /* In-place or out-of-place */ + + *error = 0; + if (unlikely((n_src < 1 || n_src > QAT_SYM_SGL_MAX_NUMBER) || + n_dst > QAT_SYM_SGL_MAX_NUMBER)) { + QAT_LOG(DEBUG, + "Invalid number of sgls, source no: %u, dst no: %u, opaque: %p", + n_src, n_dst, opaque); + *error = -1; + return 0; + } + + /* --- Flat buffer --- */ + if (is_flat) { + src_data_addr = vec_src->iova; + dst_data_addr = vec_src->iova; + src_length = vec_src->len; + dst_length = vec_src->len; + + if (is_in_place) + goto done; + /* Out-of-place + * If OOP, we need to keep in mind that offset needs to + * start where the aead starts + */ + dst_length = vec_dst->len; + /* Integer promotion here, but it does not bother this time */ + if (unlikely(offset > src_length || offset > dst_length)) { + QAT_LOG(DEBUG, + "Invalid size of the vector parameters, source length: %u, dst length: %u, opaque: %p", + src_length, dst_length, opaque); + *error = -1; + return 0; + } + src_data_addr += offset; + dst_data_addr = vec_dst->iova + offset; + src_length -= offset; + dst_length -= offset; + src_tot_length = src_length; + dst_tot_length = dst_length; + goto check; + } + + /* --- Scatter-gather list --- */ + struct qat_sgl * const qat_sgl_src = (struct qat_sgl *)&cookie->qat_sgl_src; + uint16_t i; + + ICP_QAT_FW_COMN_PTR_TYPE_SET(req->comn_hdr.comn_req_flags, + QAT_COMN_PTR_TYPE_SGL); + qat_sgl_src->num_bufs = n_src; + src_data_addr = cookie->qat_sgl_src_phys_addr; + /* Fill all the source buffers but the first one */ + for (i = 1; i < n_src; i++) { + qat_sgl_src->buffers[i].len = (vec_src + i)->len; + qat_sgl_src->buffers[i].addr = (vec_src + i)->iova; + src_tot_length += qat_sgl_src->buffers[i].len; + } + + if (is_in_place) { + /* SGL source first entry, no OOP */ + qat_sgl_src->buffers[0].len = vec_src->len; + qat_sgl_src->buffers[0].addr = vec_src->iova; + dst_data_addr = src_data_addr; + goto done; + } + /* Out-of-place */ + struct qat_sgl * const qat_sgl_dst = + (struct qat_sgl *)&cookie->qat_sgl_dst; + /* + * Offset reaching outside of the first buffer is not supported (RAW api). + * Integer promotion here, but it does not bother this time + */ + if (unlikely(offset > vec_src->len || offset > vec_dst->len)) { + QAT_LOG(DEBUG, + "Invalid size of the vector parameters, source length: %u, dst length: %u, opaque: %p", + vec_src->len, vec_dst->len, opaque); + *error = -1; + return 0; + } + /* SGL source first entry, adjusted to OOP offsets */ + qat_sgl_src->buffers[0].addr = vec_src->iova + offset; + qat_sgl_src->buffers[0].len = vec_src->len - offset; + /* SGL destination first entry, adjusted to OOP offsets */ + qat_sgl_dst->buffers[0].addr = vec_dst->iova + offset; + qat_sgl_dst->buffers[0].len = vec_dst->len - offset; + /* Fill the remaining destination buffers */ + for (i = 1; i < n_dst; i++) { + qat_sgl_dst->buffers[i].len = (vec_dst + i)->len; + qat_sgl_dst->buffers[i].addr = (vec_dst + i)->iova; + dst_tot_length += qat_sgl_dst->buffers[i].len; + } + dst_tot_length += qat_sgl_dst->buffers[0].len; + qat_sgl_dst->num_bufs = n_dst; + dst_data_addr = cookie->qat_sgl_dst_phys_addr; + +check: /* If error, return directly. If success, jump to one of these labels */ + if (src_tot_length != dst_tot_length) { + QAT_LOG(DEBUG, + "Source length is not equal to the destination length %u, dst no: %u, opaque: %p", + src_tot_length, dst_tot_length, opaque); + *error = -1; + return 0; + } +done: + req->comn_mid.opaque_data = (uintptr_t)opaque; + req->comn_mid.src_data_addr = src_data_addr; + req->comn_mid.dest_data_addr = dst_data_addr; + req->comn_mid.src_length = src_length; + req->comn_mid.dst_length = dst_length; + + return src_tot_length; +} + static __rte_always_inline int32_t qat_sym_build_req_set_data(struct icp_qat_fw_la_bulk_req *req, void *opaque, struct qat_sym_op_cookie *cookie, diff --git a/drivers/crypto/qat/dev/qat_sym_pmd_gen1.c b/drivers/crypto/qat/dev/qat_sym_pmd_gen1.c index 208b7e0ba6..b06514cd62 100644 --- a/drivers/crypto/qat/dev/qat_sym_pmd_gen1.c +++ b/drivers/crypto/qat/dev/qat_sym_pmd_gen1.c @@ -899,16 +899,19 @@ qat_sym_dp_enqueue_aead_jobs_gen1(void *qp_data, uint8_t *drv_ctx, for (i = 0; i < n; i++) { struct qat_sym_op_cookie *cookie = qp->op_cookies[tail >> tx_queue->trailz]; + int error = 0; req = (struct icp_qat_fw_la_bulk_req *)( (uint8_t *)tx_queue->base_addr + tail); rte_mov128((uint8_t *)req, (const uint8_t *)&(ctx->fw_req)); if (vec->dest_sgl) { - data_len = qat_sym_build_req_set_data(req, - user_data[i], cookie, - vec->src_sgl[i].vec, vec->src_sgl[i].num, - vec->dest_sgl[i].vec, vec->dest_sgl[i].num); + data_len = qat_reqs_mid_set(&error, req, cookie, user_data[i], + &vec->src_sgl[i], &vec->dest_sgl[i], ofs); + /* In oop there is no offset, src/dst addresses are moved + * to avoid overwriting the dst header + */ + ofs.ofs.cipher.head = 0; } else { data_len = qat_sym_build_req_set_data(req, user_data[i], cookie, @@ -916,7 +919,7 @@ qat_sym_dp_enqueue_aead_jobs_gen1(void *qp_data, uint8_t *drv_ctx, vec->src_sgl[i].num, NULL, 0); } - if (unlikely(data_len < 0)) + if (unlikely(data_len < 0) || error) break; enqueue_one_aead_job_gen1(ctx, req, &vec->iv[i], -- 2.34.1 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2025-06-26 19:59:18.586090994 +0800 +++ 0019-crypto-qat-fix-out-of-place-header-bytes-in-AEAD-raw.patch 2025-06-26 19:59:17.230418050 +0800 @@ -1 +1 @@ -From 06597aaac85638eaa92b66f341185cd0ba39aca6 Mon Sep 17 00:00:00 2001 +From 7515c10eeae6b595ac12a7833e7d331773e5d15d Mon Sep 17 00:00:00 2001 @@ -4,0 +5,3 @@ +Cc: Xueming Li + +[ upstream commit 06597aaac85638eaa92b66f341185cd0ba39aca6 ] @@ -10 +12,0 @@ -Cc: stable@dpdk.org @@ -20 +22 @@ -index 35c1888082..c447f2cb45 100644 +index 64e892d022..a817c2bbb7 100644 @@ -36 +38 @@ -@@ -146,6 +149,137 @@ qat_cipher_is_len_in_bits(struct qat_sym_session *ctx, +@@ -141,6 +144,137 @@ qat_cipher_is_len_in_bits(struct qat_sym_session *ctx, @@ -175 +177 @@ -index 24e51a9318..3976d03179 100644 +index 208b7e0ba6..b06514cd62 100644 @@ -178 +180 @@ -@@ -942,16 +942,19 @@ qat_sym_dp_enqueue_aead_jobs_gen1(void *qp_data, uint8_t *drv_ctx, +@@ -899,16 +899,19 @@ qat_sym_dp_enqueue_aead_jobs_gen1(void *qp_data, uint8_t *drv_ctx, @@ -202 +204 @@ -@@ -959,7 +962,7 @@ qat_sym_dp_enqueue_aead_jobs_gen1(void *qp_data, uint8_t *drv_ctx, +@@ -916,7 +919,7 @@ qat_sym_dp_enqueue_aead_jobs_gen1(void *qp_data, uint8_t *drv_ctx,