From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id B7566470E5 for ; Thu, 25 Dec 2025 10:21:51 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id B07F240430; Thu, 25 Dec 2025 10:21:51 +0100 (CET) Received: from PH7PR06CU001.outbound.protection.outlook.com (mail-westus3azon11010066.outbound.protection.outlook.com [52.101.201.66]) by mails.dpdk.org (Postfix) with ESMTP id E6F7040430 for ; Thu, 25 Dec 2025 10:21:50 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=ypKKRZ2XkuKJNUEWsWT5Xj7hvDmnwCciooNCXtYeFFyOrfCeGeV2b6kEjZatOrJG9m7G4RlehvILoXx50wTkkZ4xW/px+49e4T0ar2GX0IY37ad1CVmwr+D0ZB5JzTE5F2IzgocpHB5mlc9VUyYguSG4I0sAUbAWeqnmEXG8bdzDOBrJgQSzB22FgNvYtRjg20eN+mXRcWVvYdhKjmuMfXZbNDf6egM4zOLSAv6P4yGBTCj946/yD1LPM6B7qmG0o0uq7YMyncxVpflGWjlHP3lPMsXBmspz/F2oJ0Tm191evUZTxH/EzNrFMZ1o2lMdNNebQedvyyfK0nmCOWII4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Bkraj+XTRE5IbFTDdVCW0930QTXuszEvh82fZrX/7es=; b=M9E4E5byTP9cdiOCGFr/MjwlY3L7jxal7Ta8gUjK9Nk92eCkwms/806Lm3pWhpiOv9QKDj7cZBiQove4G8jn0ivbbkaTbjXOAznJt2YZpWyZIA0mN4MaGMn0z63x29eGQmu2s9IIasax4a307B957SBR4+JF7h+zEp5MrWU37VJ/BDDcBlqNkEnPLizVfAqkDM5EKNuwef/womWTex0dtynB8m2pfkfsUyc1zTI5HAfSuRo4+FkL8aoBoNj/TXD9IDgS7ByhEWaOeG3EYN6YjuzMXV7oBM1hP7j3/+81rV6jaYwlHiuu52gEu5HJ/tSnCQSKdJ5jkdDf6hCgjldQjA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.232) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Bkraj+XTRE5IbFTDdVCW0930QTXuszEvh82fZrX/7es=; b=IvS2b+WGIck0E+yV3XeNgAqm71zJt6XxsFY7AsTKWs8yFJuKZBT4xoluawwYrd2KRDW/A06UqpWZJwToO6PlMK988yjrL3F5BYBXc1uTYgflEqFIbY4+TGzvA6KRk6z1gDSeuJaNcWxUk0pvqmXsx9JrhcCQGKUYUvBafoQbMBiWVaHLQd3Il4WdHjD3dLEx1XorHlC1eHj/s2DXG+SmeckerJFBVlTHUmRCeSPr/wxpMmXCU/qLxMExycDc510vlMsJRN/akm5Px6tPthearpOcS2qPby0blSWzkoLWCx/lLF3uQdcabtjuY+RsjpZiEwlFUbglC6GFXdTzf30xwg== Received: from CH0PR03CA0398.namprd03.prod.outlook.com (2603:10b6:610:11b::29) by LV0PR12MB999091.namprd12.prod.outlook.com (2603:10b6:408:32c::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9456.11; Thu, 25 Dec 2025 09:21:46 +0000 Received: from CH2PEPF00000142.namprd02.prod.outlook.com (2603:10b6:610:11b:cafe::a7) by CH0PR03CA0398.outlook.office365.com (2603:10b6:610:11b::29) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9456.10 via Frontend Transport; Thu, 25 Dec 2025 09:21:33 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.232) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.232 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.232) by CH2PEPF00000142.mail.protection.outlook.com (10.167.244.75) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9456.9 via Frontend Transport; Thu, 25 Dec 2025 09:21:46 +0000 Received: from drhqmail201.nvidia.com (10.126.190.180) by mail.nvidia.com (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 25 Dec 2025 01:21:33 -0800 Received: from drhqmail202.nvidia.com (10.126.190.181) by drhqmail201.nvidia.com (10.126.190.180) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 25 Dec 2025 01:21:32 -0800 Received: from nvidia.com (10.127.8.12) by mail.nvidia.com (10.126.190.181) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Thu, 25 Dec 2025 01:21:31 -0800 From: Shani Peretz To: Thomas Monjalon CC: dpdk stable Subject: patch 'net/mlx5: remove useless constants' has been queued to stable release 23.11.6 Date: Thu, 25 Dec 2025 11:17:47 +0200 Message-ID: <20251225091938.345892-26-shperetz@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251225091938.345892-1-shperetz@nvidia.com> References: <20251221145746.763179-93-shperetz@nvidia.com> <20251225091938.345892-1-shperetz@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CH2PEPF00000142:EE_|LV0PR12MB999091:EE_ X-MS-Office365-Filtering-Correlation-Id: 45d26a21-f184-4ec6-4783-08de439706ca X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|36860700013|376014|1800799024|7142099003|7053199007|13003099007; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?F5bduKGYtr13PEZFhmBpHQAOxhDIHq+lbNrLeAHdKeASwsKsRZPLjcJsERS+?= =?us-ascii?Q?h0XkL8cjAEBK02DXPVkaWc/mXR1YeC2w+B6oNZc7LmOoOpjSEDBWrZTjIUtb?= =?us-ascii?Q?RpUvJvFbXEpoap9x8NbiQNp86bdkbIwaED95+0Hr++MAgo4cfzpm8XocCkSs?= =?us-ascii?Q?B6bKEoF1FAaaYCXFHubziFQ+EhMiX9+rAWKgg/O0TSUEwW7olZSwq7fWgA9T?= =?us-ascii?Q?ROpPc9Tkp7bOfuqxhC8d0VP1GHupecdYPO0PpJJ31EDwxvL08kHlPkZQ2sxI?= =?us-ascii?Q?rzDMl3DMqzVoS9mezsSTm5wsQiaIsmRFrMNbXUEvzvMLx5EuUNbq8UPgc9JR?= =?us-ascii?Q?e+UcBdCgE3aiSByVPDO5Zl9klpJhUyxC6zpMilFXTdvDZ5tAPZB/Ei+ix2rG?= =?us-ascii?Q?H3qJpEvSm1oqsHBnYGiccggQcmaN7HgGXQxM5+nfwDDwz3YoIxBypJuw3QdH?= =?us-ascii?Q?eqT4j6aInG3pdQzfxDns4m8VAeXY26dHU/ApgY3Nq1GHQZzo73eHZZx9UXuC?= =?us-ascii?Q?5bWVSpaAgTnfodZ+c/zXSwhcLdxcMuT3Fb/kcqqi+shBtm44jxA1GUPwJjaY?= =?us-ascii?Q?HgLTYC4Fmj3tDSZiTtnyeIQ/7VKRZMDuK1L5rg+1v7tjMlAqFU9atRgmWdDA?= =?us-ascii?Q?bB8ckAWDH5QU1QKvyCjpVsB7kguzMMzEFjP/e00i7ni/tOWmHMuD9B7gyR/J?= =?us-ascii?Q?6XRJy9wMuEv/H3VmlXqIKjv7zdSwQ2TkjUhYB9vBany/SCIur9ztc/Txg/Qp?= =?us-ascii?Q?pvKhwPS/cFhR/HyLLsxLze2wakZvsnuTQ8cxPPX9Dht1J/nTl6fTjCpoj5+t?= =?us-ascii?Q?5GJo/B6zlDudk6h3kaUbQfTF0z/NkLHRptm0leIjlbExZXsdttxTipfTKm4M?= =?us-ascii?Q?r9QNV7AI1dwbwYuKX3UwyDZsx0LIJB/7jlw57fnSqwMEcZDxYKF2xL1i/32w?= =?us-ascii?Q?kDGsGP2lf07U/gK0cRO28WcuqXpRj5uv6f81k9wb6vyMWI2JrYiEyG7RNBMH?= =?us-ascii?Q?7bqYtFBjxQxR55rdsaXNFEB1F49xvJqbgbS0ax30IVutQ6+ACIUbDSUEWUEi?= =?us-ascii?Q?pGpap6J/qRt7ljdV6gqGxhtPnK/RTVmfG3oWe2X2CJ8X4aKC1Al+Gpf9a6x3?= =?us-ascii?Q?9rKC0z0SYKSfayxsX4kOViHr4k5ORSdWbgHJTKdyDXkEI/bgQk2znPh1b0UG?= =?us-ascii?Q?XvGY3q9A6YsEpaTOsNW8q0Oe8X0JgT6N1tUdgQGA02A6FKFvexApqu0ACR2m?= =?us-ascii?Q?3Isqf34n7/hsXpduS/r/aipG+YXvxW5hNqkeSi3CX3hrDFjhTH+Zv8WYJASF?= =?us-ascii?Q?zFXbrIC9LybFqLVBfN7u1BbO2gUIAwPUUeQVtNEG+acZFJ/6QIRvwcw9LJJU?= =?us-ascii?Q?pUOvGufU1ka7tjR2lZ54cY3Q9TVcncPViG8LudRpRMKVPYeU8HS5nsCn1RIl?= =?us-ascii?Q?skE3Bux+cduknpgJ8t8ndRQbVD3CQM5o9kw+LBxL9O6di7VggAIxuWuxR9T9?= =?us-ascii?Q?/6Ro60SEbb+r5vE06/DjrPKNr8ne7rMWIcjVPLnx9WMTd0t/U56jTSW4YizO?= =?us-ascii?Q?0Bx46W4u4jLhK4jBSEKwNoHtuhnjkHxblmcOpe5R?= X-Forefront-Antispam-Report: CIP:216.228.118.232; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc7edge1.nvidia.com; CAT:NONE; SFS:(13230040)(82310400026)(36860700013)(376014)(1800799024)(7142099003)(7053199007)(13003099007); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Dec 2025 09:21:46.4804 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 45d26a21-f184-4ec6-4783-08de439706ca X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.118.232]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CH2PEPF00000142.namprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV0PR12MB999091 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 23.11.6 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 12/30/25. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://github.com/shanipr/dpdk-stable This queued commit can be viewed at: https://github.com/shanipr/dpdk-stable/commit/88c6d25de97b6d7769e1d1bd85d4704d107b9087 Thanks. Shani --- >From 88c6d25de97b6d7769e1d1bd85d4704d107b9087 Mon Sep 17 00:00:00 2001 From: Thomas Monjalon Date: Fri, 31 Oct 2025 21:38:26 +0100 Subject: [PATCH] net/mlx5: remove useless constants [ upstream commit 9d3788534cba7cc3424e2a83db6b186211d4e94f ] - MLX5_VEC_TX_CKSUM_OFFLOAD_CAP became unused when Tx metadata moved to a dynamic field. - MLX5_ALARM_TIMEOUT_US became unused when reworking link status wait. - MLX5_FLOW_SFT_HLIST_ARRAY_SIZE was never used in hash list handling. - MLX5_FLOW_MIN_ID_POOL_SIZE and MLX5_ID_GENERATION_ARRAY_FACTOR became unused when the flow ID generator was replaced by ipool. - MLX5_RSSQ_DEFAULT_NUM was used in the old per-thread flow workspace. - MLX5_FLOW_TABLE_HWS_POLICY became unused because meter is not supported in HWS. - IPPROTO_MPLS became unused because MPLS over IP is not supported. - MLX5_L4_RSS_TYPES has never been used. - ETH_TYPE_IPV4/V6_VXLAN were never used in HWS. - PCI_DRV_FLAGS became unused when migrating to bus-agnostic probing. Fixes: 9bf26e1318e3 ("ethdev: move egress metadata to dynamic field") Fixes: cfee94752b8f ("net/mlx5: fix link status to use wait to complete") Fixes: f3020a331dca ("net/mlx5: optimize hash list table allocate on demand") Fixes: 4ae8825c5085 ("net/mlx5: use indexed pool as id generator") Fixes: dc7c5e0aa905 ("net/mlx5: fix flow workspace destruction") Fixes: 645f240d1cd5 ("net/mlx5: remove unsupported flow meter action in HWS") Fixes: 14ad99d78a46 ("net/mlx5: remove unsupported flow item MPLS over IP") Fixes: ae67e3c43dd5 ("net/mlx5: support RSS expansion in non-template HWS setup") Fixes: c55c2bf35333 ("net/mlx5/hws: add definer layer") Fixes: a7f34989e9ad ("net/mlx5: migrate to bus-agnostic common interface") Signed-off-by: Thomas Monjalon --- drivers/net/mlx5/hws/mlx5dr_definer.c | 2 -- drivers/net/mlx5/mlx5.c | 3 --- drivers/net/mlx5/mlx5.h | 1 - drivers/net/mlx5/mlx5_defs.h | 6 ------ drivers/net/mlx5/mlx5_flow.h | 4 ---- drivers/net/mlx5/mlx5_rxtx_vec.h | 7 ------- drivers/net/mlx5/windows/mlx5_os.h | 2 -- 7 files changed, 25 deletions(-) diff --git a/drivers/net/mlx5/hws/mlx5dr_definer.c b/drivers/net/mlx5/hws/mlx5dr_definer.c index 4afe124769..9162dbeab2 100644 --- a/drivers/net/mlx5/hws/mlx5dr_definer.c +++ b/drivers/net/mlx5/hws/mlx5dr_definer.c @@ -6,8 +6,6 @@ #define GTP_PDU_SC 0x85 #define BAD_PORT 0xBAD -#define ETH_TYPE_IPV4_VXLAN 0x0800 -#define ETH_TYPE_IPV6_VXLAN 0x86DD #define UDP_GTPU_PORT 2152 #define UDP_VXLAN_PORT 4789 #define UDP_PORT_MPLS 6635 diff --git a/drivers/net/mlx5/mlx5.c b/drivers/net/mlx5/mlx5.c index c42a0ad7ff..711781ed34 100644 --- a/drivers/net/mlx5/mlx5.c +++ b/drivers/net/mlx5/mlx5.c @@ -384,9 +384,6 @@ static const struct mlx5_indexed_pool_config mlx5_ipool_cfg[] = { }, }; -#define MLX5_FLOW_MIN_ID_POOL_SIZE 512 -#define MLX5_ID_GENERATION_ARRAY_FACTOR 16 - #define MLX5_FLOW_TABLE_HLIST_ARRAY_SIZE 1024 #define MLX5_RXQ_ENH_CQE_COMP_MASK 0x80 diff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h index a5dde56ed9..5157aefe31 100644 --- a/drivers/net/mlx5/mlx5.h +++ b/drivers/net/mlx5/mlx5.h @@ -1189,7 +1189,6 @@ struct mlx5_flow_tbl_resource { #define MLX5_FLOW_TABLE_LEVEL_METER (MLX5_MAX_TABLES - 3) #define MLX5_FLOW_TABLE_LEVEL_POLICY (MLX5_MAX_TABLES - 4) #define MLX5_MAX_TABLES_EXTERNAL MLX5_FLOW_TABLE_LEVEL_POLICY -#define MLX5_FLOW_TABLE_HWS_POLICY (MLX5_MAX_TABLES - 10) #define MLX5_MAX_TABLES_FDB UINT16_MAX #define MLX5_FLOW_TABLE_FACTOR 10 diff --git a/drivers/net/mlx5/mlx5_defs.h b/drivers/net/mlx5/mlx5_defs.h index dc5216cb24..80e3a28687 100644 --- a/drivers/net/mlx5/mlx5_defs.h +++ b/drivers/net/mlx5/mlx5_defs.h @@ -46,9 +46,6 @@ /* Maximum number of DCS created per port. */ #define MLX5_HWS_CNT_DCS_NUM 4 -/* Alarm timeout. */ -#define MLX5_ALARM_TIMEOUT_US 100000 - /* Maximum number of extended statistics counters. */ #define MLX5_MAX_XSTATS 64 @@ -170,9 +167,6 @@ /* Size of the hash table for tag table. */ #define MLX5_TAGS_HLIST_ARRAY_SIZE (1 << 15) -/* Size fo the hash table for SFT table. */ -#define MLX5_FLOW_SFT_HLIST_ARRAY_SIZE 4096 - /* Hairpin TX/RX queue configuration parameters. */ #define MLX5_HAIRPIN_QUEUE_STRIDE 6 #define MLX5_HAIRPIN_JUMBO_LOG_SIZE (14 + 2) diff --git a/drivers/net/mlx5/mlx5_flow.h b/drivers/net/mlx5/mlx5_flow.h index 3303065f87..b4d743ea52 100644 --- a/drivers/net/mlx5/mlx5_flow.h +++ b/drivers/net/mlx5/mlx5_flow.h @@ -417,10 +417,6 @@ enum mlx5_feature_name { #define MLX5_FLOW_XCAP_ACTIONS (MLX5_FLOW_ACTION_ENCAP | MLX5_FLOW_ACTION_DECAP) -#ifndef IPPROTO_MPLS -#define IPPROTO_MPLS 137 -#endif - /* UDP port number for MPLS */ #define MLX5_UDP_PORT_MPLS 6635 diff --git a/drivers/net/mlx5/mlx5_rxtx_vec.h b/drivers/net/mlx5/mlx5_rxtx_vec.h index 77c3f4efa0..672e301f77 100644 --- a/drivers/net/mlx5/mlx5_rxtx_vec.h +++ b/drivers/net/mlx5/mlx5_rxtx_vec.h @@ -13,13 +13,6 @@ #include "mlx5_autoconf.h" -/* HW checksum offload capabilities of vectorized Tx. */ -#define MLX5_VEC_TX_CKSUM_OFFLOAD_CAP \ - (RTE_ETH_TX_OFFLOAD_IPV4_CKSUM | \ - RTE_ETH_TX_OFFLOAD_UDP_CKSUM | \ - RTE_ETH_TX_OFFLOAD_TCP_CKSUM | \ - RTE_ETH_TX_OFFLOAD_OUTER_IPV4_CKSUM) - /* * Compile time sanity check for vectorized functions. */ diff --git a/drivers/net/mlx5/windows/mlx5_os.h b/drivers/net/mlx5/windows/mlx5_os.h index 8b58265687..7085e9b258 100644 --- a/drivers/net/mlx5/windows/mlx5_os.h +++ b/drivers/net/mlx5/windows/mlx5_os.h @@ -12,8 +12,6 @@ enum { MLX5_FS_PATH_MAX = MLX5_DEVX_DEVICE_PNP_SIZE + 1 }; -#define PCI_DRV_FLAGS 0 - #define MLX5_NAMESIZE MLX5_FS_NAME_MAX enum mlx5_sw_parsing_offloads { -- 2.43.0 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2025-12-25 11:16:37.607105184 +0200 +++ 0026-net-mlx5-remove-useless-constants.patch 2025-12-25 11:16:35.479935000 +0200 @@ -1 +1 @@ -From 9d3788534cba7cc3424e2a83db6b186211d4e94f Mon Sep 17 00:00:00 2001 +From 88c6d25de97b6d7769e1d1bd85d4704d107b9087 Mon Sep 17 00:00:00 2001 @@ -5,0 +6,2 @@ +[ upstream commit 9d3788534cba7cc3424e2a83db6b186211d4e94f ] + @@ -30 +31,0 @@ -Cc: stable@dpdk.org @@ -34,8 +35,8 @@ - drivers/net/mlx5/hws/mlx5dr_definer.c | 2 -- - drivers/net/mlx5/mlx5.c | 3 --- - drivers/net/mlx5/mlx5.h | 1 - - drivers/net/mlx5/mlx5_defs.h | 6 ------ - drivers/net/mlx5/mlx5_flow.h | 10 ---------- - drivers/net/mlx5/mlx5_rxtx_vec.h | 7 ------- - drivers/net/mlx5/windows/mlx5_os.h | 2 -- - 7 files changed, 31 deletions(-) + drivers/net/mlx5/hws/mlx5dr_definer.c | 2 -- + drivers/net/mlx5/mlx5.c | 3 --- + drivers/net/mlx5/mlx5.h | 1 - + drivers/net/mlx5/mlx5_defs.h | 6 ------ + drivers/net/mlx5/mlx5_flow.h | 4 ---- + drivers/net/mlx5/mlx5_rxtx_vec.h | 7 ------- + drivers/net/mlx5/windows/mlx5_os.h | 2 -- + 7 files changed, 25 deletions(-) @@ -44 +45 @@ -index 1c6b3e38c4..afa70bf793 100644 +index 4afe124769..9162dbeab2 100644 @@ -47 +48,2 @@ -@@ -9,8 +9,6 @@ +@@ -6,8 +6,6 @@ + @@ -50 +51,0 @@ - #define BAD_SQN 0xBAD @@ -53,3 +54,3 @@ - #define UDP_VXLAN_PORT 4789 - #define UDP_VXLAN_GPE_PORT 4790 - #define UDP_GTPU_PORT 2152 + #define UDP_GTPU_PORT 2152 + #define UDP_VXLAN_PORT 4789 + #define UDP_PORT_MPLS 6635 @@ -57 +58 @@ -index b018a4f0e2..4705c30801 100644 +index c42a0ad7ff..711781ed34 100644 @@ -60 +61 @@ -@@ -394,9 +394,6 @@ static const struct mlx5_indexed_pool_config mlx5_ipool_cfg[] = { +@@ -384,9 +384,6 @@ static const struct mlx5_indexed_pool_config mlx5_ipool_cfg[] = { @@ -71 +72 @@ -index 07418b0922..233cb416cb 100644 +index a5dde56ed9..5157aefe31 100644 @@ -74 +75 @@ -@@ -1259,7 +1259,6 @@ struct mlx5_flow_tbl_resource { +@@ -1189,7 +1189,6 @@ struct mlx5_flow_tbl_resource { @@ -80,2 +81,2 @@ - #define MLX5_FLOW_TABLE_PTYPE_RSS_NUM 1024 - #define MLX5_FLOW_TABLE_PTYPE_RSS_LAST (MLX5_MAX_TABLES - 11) + #define MLX5_FLOW_TABLE_FACTOR 10 + @@ -83 +84 @@ -index d326fec000..b8e5122323 100644 +index dc5216cb24..80e3a28687 100644 @@ -107 +108 @@ -index ff61706054..1dca6e0532 100644 +index 3303065f87..b4d743ea52 100644 @@ -110,11 +111 @@ -@@ -222,9 +222,6 @@ struct mlx5_mirror { - struct mlx5_mirror_clone clone[MLX5_MIRROR_MAX_CLONES_NUM]; - }; - --/* Default queue number. */ --#define MLX5_RSSQ_DEFAULT_NUM 16 -- - #define MLX5_FLOW_LAYER_OUTER_L2 (1u << 0) - #define MLX5_FLOW_LAYER_OUTER_L3_IPV4 (1u << 1) - #define MLX5_FLOW_LAYER_OUTER_L3_IPV6 (1u << 2) -@@ -469,10 +466,6 @@ struct mlx5_mirror { +@@ -417,10 +417,6 @@ enum mlx5_feature_name { @@ -128,12 +119,2 @@ - #define MLX5_IPV6_HDR_ECN_MASK 0x3 - #define MLX5_IPV6_HDR_DSCP_SHIFT 2 - -@@ -519,9 +512,6 @@ struct mlx5_mirror { - RTE_ETH_RSS_NONFRAG_IPV4_TCP | RTE_ETH_RSS_NONFRAG_IPV4_UDP | \ - RTE_ETH_RSS_NONFRAG_IPV4_OTHER) - --/* Valid L4 RSS types */ --#define MLX5_L4_RSS_TYPES (RTE_ETH_RSS_L4_SRC_ONLY | RTE_ETH_RSS_L4_DST_ONLY) -- - /* IBV hash source bits for IPV4. */ - #define MLX5_IPV4_IBV_RX_HASH (IBV_RX_HASH_SRC_IPV4 | IBV_RX_HASH_DST_IPV4) + /* UDP port number for MPLS */ + #define MLX5_UDP_PORT_MPLS 6635 @@ -160 +141 @@ -index fb7198c244..57d147bd8c 100644 +index 8b58265687..7085e9b258 100644 @@ -163,3 +144,3 @@ -@@ -7,8 +7,6 @@ - - #include "mlx5_win_ext.h" +@@ -12,8 +12,6 @@ enum { + MLX5_FS_PATH_MAX = MLX5_DEVX_DEVICE_PNP_SIZE + 1 + };