From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id C8BF7470E5 for ; Thu, 25 Dec 2025 10:22:15 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id C3A1D4064C; Thu, 25 Dec 2025 10:22:15 +0100 (CET) Received: from CY7PR03CU001.outbound.protection.outlook.com (mail-westcentralusazon11010050.outbound.protection.outlook.com [40.93.198.50]) by mails.dpdk.org (Postfix) with ESMTP id 07FB84025E for ; Thu, 25 Dec 2025 10:22:14 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=NimS9iJHDfMN5ZWx5LzJhbnGo3ZSWpjQKHi5GwK5YZwPGMVj+Uo3IaN1SixTq0oNqtzfPjRcmsqGk3kzXMDH/hfkekyq2RE3ZAqmBrfWeq/I28OVNdlgvDeKC2F629A3dWdQfuSUrXHMTg6//rkmW6TBsn5AYi8XYZ6bAAF/Y4SfZG4v5Nji8XERhGcTrdhm7BjG++hXbEwZHXyJuSIFSbry21YnVqQKBsZ7VVcTNMyZRiga4opvDzSN0+pRjTcNuW3pCPUJeM/cJmJY/F0n9W6OQoN5Cp99Q4ODhyUEFy2ttkRCqaPMhIshrx+RoZikEDwUnfgrXQstcEBpyLlwrw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=EQ1PSnqN+KOfcZJm4VJTxcwEF83B6jhpSOuP7LTe528=; b=TnukOHddCBY5PN+oq1NP8myw47+Il611oU8Kp3Y5hyE6O1YrZH2C0ZLip15/TX3AxJETtKSfRKTTYJanj/RGb2/DJOc87N98QkAoD/LZS9OO6bLSAttRqU8mATDMEk23ZEo08/ogZsNrPfXjYdvgiMFP28X0UYqa21LaOPBBYnvq+Ns+swfnAfLzeUxTtc+z6CyicFM7Lzh7zOr2PKzVYCEDY+Whn3tQ+3xESdWadgwa5b3g9K1o0AH3VvNZ3oeMVIFZM8PihBWuZ9p91yPJdFB5JfMg5aPxNgSD80pJeJFs3h7rivZAbCD9zjNrgsunQAHCEUIj43n4yPgoQPoP9Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=trustnetic.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=EQ1PSnqN+KOfcZJm4VJTxcwEF83B6jhpSOuP7LTe528=; b=qOm/DGvIBHNxuyD8KlybLl3w0BZRo+CTj2l5UnA772B1spX4A4BfZE8tSD3A79P9zxBti599w9Y6qlpzwZ7/Ifwh5n8L+dQVd+S1cFkcZVE/ddgPm26g1EbBX3DOx2phCI3oftG9GZIWEf6S5F2kyyBVpHo2NK659gFjHP/Davb1dorzyKfzr67Ja89kP2/9ubOKo2xcZU4iUXx68k/e/hpVi/ntNXS35x5Bkux0mLucI0wG+KjYbxe67DSHOsPVEgLeJyL4IL0uh7htbYGPzvpmDolm6k3sYeWIYvBmfE/fUgcMeiVcXFAw3xHP2STAobSt33OLCVkjmgAIZPpUGQ== Received: from SA0PR13CA0029.namprd13.prod.outlook.com (2603:10b6:806:130::34) by LV3PR12MB9143.namprd12.prod.outlook.com (2603:10b6:408:19e::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9456.11; Thu, 25 Dec 2025 09:22:10 +0000 Received: from SN1PEPF00026369.namprd02.prod.outlook.com (2603:10b6:806:130:cafe::6c) by SA0PR13CA0029.outlook.office365.com (2603:10b6:806:130::34) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9478.2 via Frontend Transport; Thu, 25 Dec 2025 09:22:09 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by SN1PEPF00026369.mail.protection.outlook.com (10.167.241.134) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9456.9 via Frontend Transport; Thu, 25 Dec 2025 09:22:09 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 25 Dec 2025 01:21:58 -0800 Received: from rnnvmail204.nvidia.com (10.129.68.6) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 25 Dec 2025 01:21:58 -0800 Received: from nvidia.com (10.127.8.12) by mail.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Thu, 25 Dec 2025 01:21:56 -0800 From: Shani Peretz To: Jiawen Wu CC: dpdk stable Subject: patch 'net/txgbe: fix VF Rx buffer size in config register' has been queued to stable release 23.11.6 Date: Thu, 25 Dec 2025 11:17:56 +0200 Message-ID: <20251225091938.345892-35-shperetz@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251225091938.345892-1-shperetz@nvidia.com> References: <20251221145746.763179-93-shperetz@nvidia.com> <20251225091938.345892-1-shperetz@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SN1PEPF00026369:EE_|LV3PR12MB9143:EE_ X-MS-Office365-Filtering-Correlation-Id: 9808fe1f-25b5-4905-6110-08de439714ab X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|1800799024|82310400026|36860700013|7053199007|13003099007; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?2Bjk29NFBt04Ny2nIwtYjqCt7atH9+J/DTj4k4477UaMOCmivrOqDf156L8T?= =?us-ascii?Q?MIfq861PiWCKm1Ob1m9EsRTTYnue8KdXt4wp2asn/c1dCyvY7+/dMmhs17Zc?= =?us-ascii?Q?ueQuukmaebeyQSsQp4cRrGRO4Im5lHFEiDLNT1AjXohNhuXHwrBytT0duPMZ?= =?us-ascii?Q?mjFfJ1KmHr2jK8i6RhGVV+uIsk8DD+WlBHkkrwadBAd2UgjiVF5FyxA69pma?= =?us-ascii?Q?TlPtTH9eQL+TRQTYsRYe0Csj9EeOL4aDRiUnzGZR5gy7NeR6yfyO3qSrmBYJ?= =?us-ascii?Q?qFHu63S4f3M5h/C7iPFWjoBrYRDfAZUNyBAyXVl3axkWST55cXLnmMhdX3g0?= =?us-ascii?Q?nO74THXszHoG9vd42YoDwCCP2KYSrdcldF4JYEuDllejfo+oqglAms/XiFHx?= =?us-ascii?Q?d4zlcyTubeDpYZ+M04e3ZWHmb3M5AhiULG4OLnlZakHdsSyczN1OCtNqykH6?= =?us-ascii?Q?EcX9FQQ85UcG0vzus/kxP31vGV3z4B6BZ8CiIbCNxyGJAgLECoBw3qnWo5z4?= =?us-ascii?Q?V0zqSHLLag+Ca2q8eTCh68MXJJ/rrmHEnNaghIKIE7T4aVTQ9a0HIY1mF/os?= =?us-ascii?Q?sYyN01JzthEuIqvpODDhTrUQTNneC4cGi5PL/8VpYEai5V2iSPuMp+ncfYTe?= =?us-ascii?Q?P2lXlla+cfXoIoVqRF3EhU7KWk32qJh/W9iZZbz2OkrAkUOgRy7FZMulqbMq?= =?us-ascii?Q?l5+H3IltxUttR0/Urawomj08D+ShL/Br4cs4xHuUrjDZgfH5HnO5PeAiR5yS?= =?us-ascii?Q?lGE2Ne5Rgb82hKVwU2ZETXIUHv/LxKzZ4axqEG3z0MMkgeBmyLAe5E1v+oMt?= =?us-ascii?Q?nbT8o9UdnNOW1D2J6/T9QqbQ7+ReBXRmya58nN6mpJiLBET6jfu62jnZRPfK?= =?us-ascii?Q?VQEIpUdhqeQkcgiC5FlJSeN/psKts9vqBBNoa5ZUU/9hYLrrclhQRbUnCQsY?= =?us-ascii?Q?G1PP4E+Cwx3cR5uLVwzyoc1VoMTvdBxVQRHXfJK6bW1w9FaScKeA8MPrc628?= =?us-ascii?Q?g/qNKGvgrgsvxTPrBvAG3GRfraFOtro9rjnUs7eS+f5I4hLPLOLEaivsw986?= =?us-ascii?Q?t0MaWZBag+uSl5e3XRYbEPyaUeog6qLGSJ11omo6jPCp/FGNK5SojOMLwE9j?= =?us-ascii?Q?RFbouu5xPozI+55EpuUWfBgv1BnwW2plswjpDwUKEP0eCDzAsuGM2aJqhmYs?= =?us-ascii?Q?+wBn1NfeJWwI5HPtWA9Z3xAFnrlHhYwQ6S6dmCROg/PJDb9RATIfmBHPCBDK?= =?us-ascii?Q?eB80kjEP/Rtr7SoA0//aYI2yXIdt7f4S0REXS1jR9iQY34iBM5i8UncLc6f1?= =?us-ascii?Q?o8GDqNerDwAsNjuB6f/8DQ5OkZvVL7PzucyaFU2QSwH/tZ5vkPewgo/bymq1?= =?us-ascii?Q?4KbQUFVLMrC3B5nSKb7n8wIgZeR6ogIVV/DaSvoGO+1TFJrG0bgN2Q2hRpfj?= =?us-ascii?Q?9BC+50PsYp6sn9AOq/8X4W2b+uVAwFdKyXCWQj7xMkLDDgWhgdUDuNpTi+Sx?= =?us-ascii?Q?VnPAmFfNGPrXotrU5ZUwtLRo3hdnQfL2KzkimDv4p1Zw+wFd2HGUuAfLzE4F?= =?us-ascii?Q?0iet+5oHXApitWYqHYhXbwBAXwTNaWOVVh79Kz44?= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230040)(376014)(1800799024)(82310400026)(36860700013)(7053199007)(13003099007); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Dec 2025 09:22:09.7651 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 9808fe1f-25b5-4905-6110-08de439714ab X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SN1PEPF00026369.namprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV3PR12MB9143 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 23.11.6 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 12/30/25. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://github.com/shanipr/dpdk-stable This queued commit can be viewed at: https://github.com/shanipr/dpdk-stable/commit/d4632a230e917fdfb4b555763aa3f929076931ce Thanks. Shani --- >From d4632a230e917fdfb4b555763aa3f929076931ce Mon Sep 17 00:00:00 2001 From: Jiawen Wu Date: Mon, 27 Oct 2025 11:15:28 +0800 Subject: [PATCH] net/txgbe: fix VF Rx buffer size in config register [ upstream commit ee2bc2d16c6d1c59d8f5eae16a874866e3a60de7 ] Refer to commit 8a3ef4b89e6d ("net/txgbe: fix Rx buffer size in config register"). When round up buffer size to 1K, to configure the register, hardware will receive packets exceeding the buffer size in LRO mode. It will cause a segment fault in the receive function. Fixes: 92144bb36c6f ("net/txgbe: support VF Rx/Tx") Signed-off-by: Jiawen Wu --- drivers/net/txgbe/txgbe_rxtx.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/net/txgbe/txgbe_rxtx.c b/drivers/net/txgbe/txgbe_rxtx.c index 89865ec606..11df2eeafa 100644 --- a/drivers/net/txgbe/txgbe_rxtx.c +++ b/drivers/net/txgbe/txgbe_rxtx.c @@ -4910,7 +4910,7 @@ txgbevf_dev_rx_init(struct rte_eth_dev *dev) */ buf_size = (uint16_t)(rte_pktmbuf_data_room_size(rxq->mb_pool) - RTE_PKTMBUF_HEADROOM); - buf_size = ROUND_UP(buf_size, 1 << 10); + buf_size = ROUND_DOWN(buf_size, 1 << 10); srrctl |= TXGBE_RXCFG_PKTLEN(buf_size); /* -- 2.43.0 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2025-12-25 11:16:38.059444721 +0200 +++ 0035-net-txgbe-fix-VF-Rx-buffer-size-in-config-register.patch 2025-12-25 11:16:35.565812000 +0200 @@ -1 +1 @@ -From ee2bc2d16c6d1c59d8f5eae16a874866e3a60de7 Mon Sep 17 00:00:00 2001 +From d4632a230e917fdfb4b555763aa3f929076931ce Mon Sep 17 00:00:00 2001 @@ -5,0 +6,2 @@ +[ upstream commit ee2bc2d16c6d1c59d8f5eae16a874866e3a60de7 ] + @@ -14 +15,0 @@ -Cc: stable@dpdk.org @@ -22 +23 @@ -index d77db1efa2..a3472bcf34 100644 +index 89865ec606..11df2eeafa 100644 @@ -25 +26 @@ -@@ -5256,7 +5256,7 @@ txgbevf_dev_rx_init(struct rte_eth_dev *dev) +@@ -4910,7 +4910,7 @@ txgbevf_dev_rx_init(struct rte_eth_dev *dev)