From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id BF5F3470E5 for ; Thu, 25 Dec 2025 10:23:49 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 7673840648; Thu, 25 Dec 2025 10:23:35 +0100 (CET) Received: from PH8PR06CU001.outbound.protection.outlook.com (mail-westus3azon11012021.outbound.protection.outlook.com [40.107.209.21]) by mails.dpdk.org (Postfix) with ESMTP id DA6BB406A2 for ; Thu, 25 Dec 2025 10:23:33 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=gPskdFAZTim85hfI/F1cS/r8aUDdcbebgNV1fcXLD4TCobhFFpjGC7OHmzjkhTluLZAe89Hitw5N1LVikGAO7O2GvF6Qigqhhv1PkOVLqLlUiaf+EPPuvDuF8EjC0So2SBi90cBnqZFnBJNuoObYljDPK1CekE+CfIAaeO2RqR/l3yIk0ZD6OPWv5GygsLyRTgEdGsZ3BMiqPvOK2y6MLgd+xupb8TMWGz4ZdRiW+78kr/7ApckrNEtN5/aSCssN+dyuDtY0qpkh12HiPU9Gv1cixogolwTWk/n5qokXE2oPQli/zaUvI4fJxFmorY2B954hCtlnRjWkwuXmRF1pPw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=lHuVD7K3Wunm1tP7uXUqoQHFm/Cc6Y6kDWQdm/J/xao=; b=rMYiOIBxVcdmxa80bYjRml6kjzwBz5M/VW5sKEngBZzpTQl6ECwX9bRPjSDpJRCBuEUaUWOwYc2E1mKPsNfjm5KfXT7et3pZqVp0JY+GQ4kaVyVT45RulWJrxXIdCSHnjmK6kTucMWYzOPPaxMtggVD6TAgRlleTFTm6q2/jMZpc54ysNaiFXiNMD1V5+N+W+4LYcQhhHFmjoP3d4MaSghyzEOTcCakdEnQzdLKlO7cYII1UpW24ePqr+WOo9svERQbtcQ36e2gsAjXjXQ8PnrEszAQwBMm2Ca2yqDmQ5+CtTXk87efikqee57DT1kBlvMHjib36+UEnTavl4qsFWw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.233) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=lHuVD7K3Wunm1tP7uXUqoQHFm/Cc6Y6kDWQdm/J/xao=; b=GL/TwCEJgejhfwF+Z/yhWgFbSbnmx4UdEUV7WbWEQDXezTpZvIWmNnpuoVOxc5AUYcONpl7W024lR4UNIFtqfB/pVqGIaLibIZye0BBfqBihZBl+ZA4L6Gp1ydD7aq5WAqBaCZpebWN8ecumlWGJjHR3g/15OZwMDQlNvDEDuu4qBU039+7rKZfXSIVWO300lNLLuSMrGsKmz7qWtOvfmu/GlZfpKfxFS0x3P4/vwz4U67NL1MGq6IcGk5V77DGo5z9zLG+LmA137K3TjrmPfMCAyJ4ewkBRjqIEhzL0736XTsZEqfdi5oew/8+AltQYr7tO7LEUudxASrkgNgHpdA== Received: from BY1P220CA0018.NAMP220.PROD.OUTLOOK.COM (2603:10b6:a03:5c3::8) by SJ2PR12MB8784.namprd12.prod.outlook.com (2603:10b6:a03:4d0::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9456.11; Thu, 25 Dec 2025 09:23:25 +0000 Received: from BY1PEPF0001AE1B.namprd04.prod.outlook.com (2603:10b6:a03:5c3:cafe::fd) by BY1P220CA0018.outlook.office365.com (2603:10b6:a03:5c3::8) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9456.12 via Frontend Transport; Thu, 25 Dec 2025 09:23:31 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.233) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.233 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.233) by BY1PEPF0001AE1B.mail.protection.outlook.com (10.167.242.103) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9456.9 via Frontend Transport; Thu, 25 Dec 2025 09:23:25 +0000 Received: from drhqmail203.nvidia.com (10.126.190.182) by mail.nvidia.com (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 25 Dec 2025 01:23:18 -0800 Received: from drhqmail202.nvidia.com (10.126.190.181) by drhqmail203.nvidia.com (10.126.190.182) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 25 Dec 2025 01:23:17 -0800 Received: from nvidia.com (10.127.8.12) by mail.nvidia.com (10.126.190.181) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Thu, 25 Dec 2025 01:23:16 -0800 From: Shani Peretz To: Dariusz Sosnowski CC: Bing Zhao , dpdk stable Subject: patch 'net/mlx5: fix indirect RSS action hash' has been queued to stable release 23.11.6 Date: Thu, 25 Dec 2025 11:18:15 +0200 Message-ID: <20251225091938.345892-54-shperetz@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251225091938.345892-1-shperetz@nvidia.com> References: <20251221145746.763179-93-shperetz@nvidia.com> <20251225091938.345892-1-shperetz@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BY1PEPF0001AE1B:EE_|SJ2PR12MB8784:EE_ X-MS-Office365-Filtering-Correlation-Id: 37052291-35b6-4d26-062a-08de439741aa X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|36860700013|376014|1800799024|82310400026|7142099003|13003099007; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?oS+8OYiGVbdcU5rda2n1/vfaaZf1g60rrq1WhRyLrusUX3hlFCJTiKEl+PKv?= =?us-ascii?Q?gKDOHax4w2mQ34jqbFFGCx6a9OePygaJwRDwdjlE0aYWYhGUDqPmukIZ1IET?= =?us-ascii?Q?7bQaTuY0/pk/rIvEmNHoLfaLXkc1qlR2SH4MSiE3HnvzmYdmxGN4vEXetwbF?= =?us-ascii?Q?i+8K220VDndK+Ug3ZbXCZ29i8L570ZZty7vsrBgHWW+wnMvNM7BkmsvSYXJ/?= =?us-ascii?Q?UYepF2n7e4AUmNzigoq3ZuM1NWDtUVLjX38XxhQqm4O9KpoXdWlCR8eVa7sl?= =?us-ascii?Q?e8VoQYOv8U8hwCQmYDhY/TrsjA3lwZfMBJMH+zxr39i0urURCtTQV/Cwjakw?= =?us-ascii?Q?LbGTs2vGub4MGCJkCq0s+2UMnn17gkXaYzrwD6dIfHP9vlB/0GrA9JyF6l6D?= =?us-ascii?Q?7bFKoI1vYDfsVPwuXZTWi+O66pToEcEMvjV+9IL5RcHQw6bkxv4vGMUQIKns?= =?us-ascii?Q?UVTfKog5aOHiC9MZU19r5A1uWQC29scULG2Kbmvdt6hwYFtdCbMHcB2nDH2L?= =?us-ascii?Q?zKd8Bh7Yqy8ycBQdJwd06Qe5YJjlZk5fc2E/hbVETSGpHE9LMXJr4Vdg10Au?= =?us-ascii?Q?1TX9vBJZUe8LuZtqhQuABFqeYRYTjJD8TCEsvBAjirTn8ylWhD1QiArU8Woy?= =?us-ascii?Q?8cNjgEVIBtRfCmvP1SGXAQoElneMqKKhjrJf3/1hJxGjsomODlDCa4qr1OPn?= =?us-ascii?Q?5iGqkzr8jIUTqrgqSBBY4Ewc9OK14i0czdvDIayHgMr1XUmlWAgf2dADhz0Q?= =?us-ascii?Q?aV1N4mM2NewAKVWUIKyxL4CFTnCla4kYoXKdv0FNeskQDhUII4bbiFo9gnHr?= =?us-ascii?Q?asW7dKHC1mcPX9j9Xbr4/FFPKfFjeaZ5iBb/Aw+4IAneQ4fRui9H7eu67fp/?= =?us-ascii?Q?oxu2dQ9Vl/TBtURXFMzXrIWXOLBKu45d3o3S0vC9MqXS26IQONaVdXsCBip7?= =?us-ascii?Q?pJhyzFM5Jxu1zVFsbqoc75UZ+N2DzR2hGDf93BleV1UYqaBAKRJoG7WJVVBM?= =?us-ascii?Q?6vKguow+A1hYlzO/igQh1kIXeMdn83Feda6z3iJZYIanFGkkFRkCsBlfNrOQ?= =?us-ascii?Q?nFxBCd5AkOxSvg8XMwE/g4PWSylDnBjB8LvBLl2UrxL1SkIDWKRKoJBkWd6d?= =?us-ascii?Q?7vjUO2IrLk6mXZF4LDvUQHDDPMyU7v2iL7AjpRUYBNxYC5GjtnejZM+OLG/K?= =?us-ascii?Q?AB0VNasX0XhtdMCjUndE4lmKWbwJVRpAi3LHRJdIy5q9NowBkjSuJJ940wV2?= =?us-ascii?Q?aHNtjevK+/iLQNTnK4mM4N8VIdILIezXb1JAuZcv2JhJ9utYmwCt77161eDB?= =?us-ascii?Q?DuZQ/weMqAy6++ke2N1nuEcopZWdbvBm5JquBWN1qStXoX7bvZemF3yTpOdj?= =?us-ascii?Q?qF5bW1GrEvP1snVD8qkD8BUun0LKUTulwjVzZFZTFlVcICj1OoQxkBWmLEU6?= =?us-ascii?Q?tGeFzw+5zvb58x0969T6xz+5SYAdaVzgUdZiCmOHCUuMcbm9NAHpzt12L+Tf?= =?us-ascii?Q?SmWT8RPZs/uwp8otFD+vueWgXhMHpZjqe6gWYFbMS8PgM0FlC/KhE7jWwUW6?= =?us-ascii?Q?lnXYSBa0gWmYfJhEw3NPtD6kVnNQWn+fka4joodq?= X-Forefront-Antispam-Report: CIP:216.228.118.233; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc7edge2.nvidia.com; CAT:NONE; SFS:(13230040)(36860700013)(376014)(1800799024)(82310400026)(7142099003)(13003099007); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Dec 2025 09:23:25.3799 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 37052291-35b6-4d26-062a-08de439741aa X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.118.233]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BY1PEPF0001AE1B.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ2PR12MB8784 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 23.11.6 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 12/30/25. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://github.com/shanipr/dpdk-stable This queued commit can be viewed at: https://github.com/shanipr/dpdk-stable/commit/1ac03026c5fd88808717f979b6a506637884bbd6 Thanks. Shani --- >From 1ac03026c5fd88808717f979b6a506637884bbd6 Mon Sep 17 00:00:00 2001 From: Dariusz Sosnowski Date: Thu, 30 Oct 2025 18:24:04 +0100 Subject: [PATCH] net/mlx5: fix indirect RSS action hash [ upstream commit 6b010880a505c5609355180a7f99df940a163385 ] Whenever indirect RSS flow action is created, mlx5 PMD creates an hrxq object (abstraction over HW object used to configure RSS hashing), for all possible and supported protocols combinations. For each combination, the hrxq configuration is adjusted based on RSS hash types provided by the user (e.g. hash on source L3 address is removed if user passed RTE_ETH_RSS_L3_SRC_ONLY in hash types). Function used for adjustment, flow_dv_action_rss_l34_hash_adjust(), had a bug. If user requested, for example, hashing over both UDP ports and only IPv6 source address, then RSS hashing was configured to hash both IPv6 addresses. Adjustment for RTE_ETH_RSS_L3_SRC_ONLY was skipped. In HW Steering mode, this resulted in failures to use such indirect RSS flow action in flow rules created through template flow API. In this mode, only a single hrxq object is selected during flow rule creation, based on actual configuration of RSS hash types in flow action. Since hrxq was created without applying RTE_ETH_RSS_L3_SRC_ONLY adjustment and RSS hash types contained RTE_ETH_RSS_L3_SRC_ONLY, then no matching hrxq could be found, resulting in rule creation failure. This issue is addressed by the following: - Missing adjustments are added to flow_dv_action_rss_l34_hash_adjust() function. This function is reworked to check each protocol type separately, instead of using switch case over all combinations. - Code for setting/looking up hrxq objects based on RSS hash types is reworked. Separate switch cases for possible combinations in each function are replaced with a single one. Additional logging and assertions are added to flag any invalid or missing combinations. Beside that, the existing set of protocols combinations set did not cover RSS hashing only over UDP or TCP ports, which is a valid configuration. These combinations are added in this patch (new elements in mlx5_rss_hash_fields array). Fixes: 212d17b6a650 ("net/mlx5: fix missing shared RSS hash types") Signed-off-by: Dariusz Sosnowski Acked-by: Bing Zhao --- drivers/net/mlx5/mlx5.h | 2 - drivers/net/mlx5/mlx5_flow.c | 15 ++ drivers/net/mlx5/mlx5_flow.h | 39 +-- drivers/net/mlx5/mlx5_flow_dv.c | 410 +++++++++++++++++++------------- 4 files changed, 288 insertions(+), 178 deletions(-) diff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h index a20efed3ae..935eca7570 100644 --- a/drivers/net/mlx5/mlx5.h +++ b/drivers/net/mlx5/mlx5.h @@ -1730,8 +1730,6 @@ struct mlx5_obj_ops { void (*lb_dummy_queue_release)(struct rte_eth_dev *dev); }; -#define MLX5_RSS_HASH_FIELDS_LEN RTE_DIM(mlx5_rss_hash_fields) - enum mlx5_hw_ctrl_flow_type { MLX5_HW_CTRL_FLOW_TYPE_GENERAL, MLX5_HW_CTRL_FLOW_TYPE_SQ_MISS_ROOT, diff --git a/drivers/net/mlx5/mlx5_flow.c b/drivers/net/mlx5/mlx5_flow.c index 412f53d8c8..239ea2be03 100644 --- a/drivers/net/mlx5/mlx5_flow.c +++ b/drivers/net/mlx5/mlx5_flow.c @@ -33,6 +33,21 @@ #include "mlx5_common_os.h" #include "rte_pmd_mlx5.h" +const uint64_t mlx5_rss_hash_fields[] = { + [MLX5_RSS_HASH_IDX_IPV4] = MLX5_RSS_HASH_IPV4, + [MLX5_RSS_HASH_IDX_IPV4_TCP] = MLX5_RSS_HASH_IPV4_TCP, + [MLX5_RSS_HASH_IDX_IPV4_UDP] = MLX5_RSS_HASH_IPV4_UDP, + [MLX5_RSS_HASH_IDX_IPV4_ESP] = MLX5_RSS_HASH_IPV4_ESP, + [MLX5_RSS_HASH_IDX_IPV6] = MLX5_RSS_HASH_IPV6, + [MLX5_RSS_HASH_IDX_IPV6_TCP] = MLX5_RSS_HASH_IPV6_TCP, + [MLX5_RSS_HASH_IDX_IPV6_UDP] = MLX5_RSS_HASH_IPV6_UDP, + [MLX5_RSS_HASH_IDX_IPV6_ESP] = MLX5_RSS_HASH_IPV6_ESP, + [MLX5_RSS_HASH_IDX_TCP] = MLX5_TCP_IBV_RX_HASH, + [MLX5_RSS_HASH_IDX_UDP] = MLX5_UDP_IBV_RX_HASH, + [MLX5_RSS_HASH_IDX_ESP_SPI] = MLX5_RSS_HASH_ESP_SPI, + [MLX5_RSS_HASH_IDX_NONE] = MLX5_RSS_HASH_NONE, +}; + /* * Shared array for quick translation between port_id and vport mask/values * used for HWS rules. diff --git a/drivers/net/mlx5/mlx5_flow.h b/drivers/net/mlx5/mlx5_flow.h index 1ebf584078..a982e79bdf 100644 --- a/drivers/net/mlx5/mlx5_flow.h +++ b/drivers/net/mlx5/mlx5_flow.h @@ -1550,19 +1550,30 @@ struct rte_flow_template_table { (((func) == RTE_ETH_HASH_FUNCTION_SYMMETRIC_TOEPLITZ) || \ ((func) == RTE_ETH_HASH_FUNCTION_SYMMETRIC_TOEPLITZ_SORT)) -/* array of valid combinations of RX Hash fields for RSS */ -static const uint64_t mlx5_rss_hash_fields[] = { - MLX5_RSS_HASH_IPV4, - MLX5_RSS_HASH_IPV4_TCP, - MLX5_RSS_HASH_IPV4_UDP, - MLX5_RSS_HASH_IPV4_ESP, - MLX5_RSS_HASH_IPV6, - MLX5_RSS_HASH_IPV6_TCP, - MLX5_RSS_HASH_IPV6_UDP, - MLX5_RSS_HASH_IPV6_ESP, - MLX5_RSS_HASH_ESP_SPI, - MLX5_RSS_HASH_NONE, -}; + +/** + * Each enum variant corresponds to a single valid protocols combination for hrxq configuration + * Each variant serves as an index into #mlx5_rss_hash_fields array containing default + * bitmaps of ibv_rx_hash_fields flags for given protocols combination. + */ +enum { + MLX5_RSS_HASH_IDX_IPV4, + MLX5_RSS_HASH_IDX_IPV4_TCP, + MLX5_RSS_HASH_IDX_IPV4_UDP, + MLX5_RSS_HASH_IDX_IPV4_ESP, + MLX5_RSS_HASH_IDX_IPV6, + MLX5_RSS_HASH_IDX_IPV6_TCP, + MLX5_RSS_HASH_IDX_IPV6_UDP, + MLX5_RSS_HASH_IDX_IPV6_ESP, + MLX5_RSS_HASH_IDX_TCP, + MLX5_RSS_HASH_IDX_UDP, + MLX5_RSS_HASH_IDX_ESP_SPI, + MLX5_RSS_HASH_IDX_NONE, + MLX5_RSS_HASH_IDX_MAX, +}; + +/** Array of valid combinations of RX Hash fields for RSS. */ +extern const uint64_t mlx5_rss_hash_fields[]; /* Shared RSS action structure */ struct mlx5_shared_action_rss { @@ -1572,7 +1583,7 @@ struct mlx5_shared_action_rss { uint8_t key[MLX5_RSS_HASH_KEY_LEN]; /**< RSS hash key. */ struct mlx5_ind_table_obj *ind_tbl; /**< Hash RX queues (hrxq, hrxq_tunnel fields) indirection table. */ - uint32_t hrxq[MLX5_RSS_HASH_FIELDS_LEN]; + uint32_t hrxq[MLX5_RSS_HASH_IDX_MAX]; /**< Hash RX queue indexes mapped to mlx5_rss_hash_fields */ rte_spinlock_t action_rss_sl; /**< Shared RSS action spinlock. */ }; diff --git a/drivers/net/mlx5/mlx5_flow_dv.c b/drivers/net/mlx5/mlx5_flow_dv.c index 4c3c4aeffa..d8cfb7cee5 100644 --- a/drivers/net/mlx5/mlx5_flow_dv.c +++ b/drivers/net/mlx5/mlx5_flow_dv.c @@ -15121,6 +15121,145 @@ flow_dv_translate(struct rte_eth_dev *dev, return 0; } +/* + * Protocol selector bitmap + * Each flag is used as an indicator that given protocol is specified in given RSS hash fields. + */ +#define RX_HASH_SELECTOR_IPV4 RTE_BIT32(0) +#define RX_HASH_SELECTOR_IPV6 RTE_BIT32(1) +#define RX_HASH_SELECTOR_UDP RTE_BIT32(2) +#define RX_HASH_SELECTOR_TCP RTE_BIT32(3) +#define RX_HASH_SELECTOR_ESP_SPI RTE_BIT32(4) +#define RX_HASH_SELECTOR_NONE (0) + +#define RX_HASH_SELECTOR_IPV4_TCP (RX_HASH_SELECTOR_IPV4 | RX_HASH_SELECTOR_TCP) +#define RX_HASH_SELECTOR_IPV4_UDP (RX_HASH_SELECTOR_IPV4 | RX_HASH_SELECTOR_UDP) +#define RX_HASH_SELECTOR_IPV4_ESP (RX_HASH_SELECTOR_IPV4 | RX_HASH_SELECTOR_ESP_SPI) + +#define RX_HASH_SELECTOR_IPV6_TCP (RX_HASH_SELECTOR_IPV6 | RX_HASH_SELECTOR_TCP) +#define RX_HASH_SELECTOR_IPV6_UDP (RX_HASH_SELECTOR_IPV6 | RX_HASH_SELECTOR_UDP) +#define RX_HASH_SELECTOR_IPV6_ESP (RX_HASH_SELECTOR_IPV6 | RX_HASH_SELECTOR_ESP_SPI) + +static bool +rx_hash_selector_has_valid_l3(const uint32_t selectors) +{ + /* In TIR configuration, RSS hashing on both IPv4 and IPv6 is mutually exclusive. */ + return !((selectors & RX_HASH_SELECTOR_IPV4) && (selectors & RX_HASH_SELECTOR_IPV6)); +} + +static bool +rx_hash_selector_has_valid_l4(const uint32_t selectors) +{ + /* In TIR configuration, RSS hashing on both UDP and TCP is mutually exclusive. */ + return !((selectors & RX_HASH_SELECTOR_UDP) && (selectors & RX_HASH_SELECTOR_TCP)); +} + +static bool +rx_hash_selector_has_valid_esp(const uint32_t selectors) +{ + /* In TIR configuration, RSS hashing on ESP and other L4 protocol is mutually exclusive. */ + if (selectors & RX_HASH_SELECTOR_ESP_SPI) + return !((selectors & RX_HASH_SELECTOR_UDP) || (selectors & RX_HASH_SELECTOR_TCP)); + + return true; +} + +/** + * Calculate protocol combination based on provided RSS hashing fields. + * + * @param[in] hash_fields + * Requested RSS hashing fields specified as a flags bitmap, based on ibv_rx_hash_fields. + * @param[out] selectors_out + * Calculated protocol combination will be written here. + * Result will be a bitmap of RX_HASH_SELECTOR_* flags. + * + * @return + * 0 if conversion is successful and protocol combination written to @p selectors_out. + * (-EINVAL) otherwise. + */ +static int +rx_hash_calc_selector(const uint64_t hash_fields, uint32_t *selectors_out) +{ + const uint64_t filtered_hf = hash_fields & ~IBV_RX_HASH_INNER; + uint32_t selectors = 0; + + if (filtered_hf & MLX5_RSS_HASH_IPV4) + selectors |= RX_HASH_SELECTOR_IPV4; + if (filtered_hf & MLX5_RSS_HASH_IPV6) + selectors |= RX_HASH_SELECTOR_IPV6; + if (!rx_hash_selector_has_valid_l3(selectors)) { + DRV_LOG(NOTICE, "hrxq hashing on both IPv4 and IPv6 is invalid: " + "selectors=0x%" PRIx32, selectors); + return -EINVAL; + } + + if (filtered_hf & MLX5_UDP_IBV_RX_HASH) + selectors |= RX_HASH_SELECTOR_UDP; + if (filtered_hf & MLX5_TCP_IBV_RX_HASH) + selectors |= RX_HASH_SELECTOR_TCP; + if (!rx_hash_selector_has_valid_l4(selectors)) { + DRV_LOG(NOTICE, "hrxq hashing on both UDP and TCP is invalid: " + "selectors=0x%" PRIx32, selectors); + return -EINVAL; + } + + if (filtered_hf & MLX5_RSS_HASH_ESP_SPI) + selectors |= RX_HASH_SELECTOR_ESP_SPI; + if (!rx_hash_selector_has_valid_esp(selectors)) { + DRV_LOG(NOTICE, "hrxq hashing on ESP SPI and UDP or TCP is mutually exclusive: " + "selectors=0x%" PRIx32, selectors); + return -EINVAL; + } + + *selectors_out = selectors; + return 0; +} + +/** + * Calculate the hrxq object index based on protocol combination. + * + * @param[in] selectors + * Protocol combination specified as bitmap of RX_HASH_SELECTOR_* flags. + * + * @return + * Index into hrxq array in #mlx5_shared_action_rss based on ginve protocol combination. + * (-EINVAL) if given protocol combination is not supported or is invalid. + */ +static int +get_rss_hash_idx(const uint32_t selectors) +{ + switch (selectors) { + case RX_HASH_SELECTOR_IPV4: + return MLX5_RSS_HASH_IDX_IPV4; + case RX_HASH_SELECTOR_IPV4_TCP: + return MLX5_RSS_HASH_IDX_IPV4_TCP; + case RX_HASH_SELECTOR_IPV4_UDP: + return MLX5_RSS_HASH_IDX_IPV4_UDP; + case RX_HASH_SELECTOR_IPV4_ESP: + return MLX5_RSS_HASH_IDX_IPV4_ESP; + case RX_HASH_SELECTOR_IPV6: + return MLX5_RSS_HASH_IDX_IPV6; + case RX_HASH_SELECTOR_IPV6_TCP: + return MLX5_RSS_HASH_IDX_IPV6_TCP; + case RX_HASH_SELECTOR_IPV6_UDP: + return MLX5_RSS_HASH_IDX_IPV6_UDP; + case RX_HASH_SELECTOR_IPV6_ESP: + return MLX5_RSS_HASH_IDX_IPV6_ESP; + case RX_HASH_SELECTOR_TCP: + return MLX5_RSS_HASH_IDX_TCP; + case RX_HASH_SELECTOR_UDP: + return MLX5_RSS_HASH_IDX_UDP; + case RX_HASH_SELECTOR_ESP_SPI: + return MLX5_RSS_HASH_IDX_ESP_SPI; + case RX_HASH_SELECTOR_NONE: + return MLX5_RSS_HASH_IDX_NONE; + default: + DRV_LOG(ERR, "invalid hrxq hash fields combination: " + "selectors=0x%" PRIx32, selectors); + return -EINVAL; + } +} + /** * Set hash RX queue by hash fields (see enum ibv_rx_hash_fields) * and tunnel. @@ -15128,7 +15267,8 @@ flow_dv_translate(struct rte_eth_dev *dev, * @param[in, out] action * Shred RSS action holding hash RX queue objects. * @param[in] hash_fields - * Defines combination of packet fields to participate in RX hash. + * Defines combination of packet fields to participate in RX hash, + * specified as a bitmap of #ibv_rx_hash_fields flags. * @param[in] tunnel * Tunnel type * @param[in] hrxq_idx @@ -15143,65 +15283,26 @@ __flow_dv_action_rss_hrxq_set(struct mlx5_shared_action_rss *action, uint32_t hrxq_idx) { uint32_t *hrxqs = action->hrxq; + uint32_t selectors = 0; + int ret; - switch (hash_fields & ~IBV_RX_HASH_INNER) { - case MLX5_RSS_HASH_IPV4: - /* fall-through. */ - case MLX5_RSS_HASH_IPV4_DST_ONLY: - /* fall-through. */ - case MLX5_RSS_HASH_IPV4_SRC_ONLY: - hrxqs[0] = hrxq_idx; - return 0; - case MLX5_RSS_HASH_IPV4_TCP: - /* fall-through. */ - case MLX5_RSS_HASH_IPV4_TCP_DST_ONLY: - /* fall-through. */ - case MLX5_RSS_HASH_IPV4_TCP_SRC_ONLY: - hrxqs[1] = hrxq_idx; - return 0; - case MLX5_RSS_HASH_IPV4_UDP: - /* fall-through. */ - case MLX5_RSS_HASH_IPV4_UDP_DST_ONLY: - /* fall-through. */ - case MLX5_RSS_HASH_IPV4_UDP_SRC_ONLY: - hrxqs[2] = hrxq_idx; - return 0; - case MLX5_RSS_HASH_IPV6: - /* fall-through. */ - case MLX5_RSS_HASH_IPV6_DST_ONLY: - /* fall-through. */ - case MLX5_RSS_HASH_IPV6_SRC_ONLY: - hrxqs[3] = hrxq_idx; - return 0; - case MLX5_RSS_HASH_IPV6_TCP: - /* fall-through. */ - case MLX5_RSS_HASH_IPV6_TCP_DST_ONLY: - /* fall-through. */ - case MLX5_RSS_HASH_IPV6_TCP_SRC_ONLY: - hrxqs[4] = hrxq_idx; - return 0; - case MLX5_RSS_HASH_IPV6_UDP: - /* fall-through. */ - case MLX5_RSS_HASH_IPV6_UDP_DST_ONLY: - /* fall-through. */ - case MLX5_RSS_HASH_IPV6_UDP_SRC_ONLY: - hrxqs[5] = hrxq_idx; - return 0; - case MLX5_RSS_HASH_NONE: - hrxqs[6] = hrxq_idx; - return 0; - case MLX5_RSS_HASH_IPV4_ESP: - hrxqs[7] = hrxq_idx; - return 0; - case MLX5_RSS_HASH_IPV6_ESP: - hrxqs[8] = hrxq_idx; - return 0; - case MLX5_RSS_HASH_ESP_SPI: - hrxqs[9] = hrxq_idx; - return 0; - default: - return -1; - } + ret = rx_hash_calc_selector(hash_fields, &selectors); + /* + * Hash fields passed to this function are constructed internally. + * If this fails, then this is a PMD bug. + */ + MLX5_ASSERT(ret == 0); + + ret = get_rss_hash_idx(selectors); + /* + * Based on above assert, selectors should always yield correct index + * in mlx5_rss_hash_fields array. + * If this fails, then this is a PMD bug. + */ + MLX5_ASSERT(ret >= 0 && ret < MLX5_RSS_HASH_IDX_MAX); + hrxqs[ret] = hrxq_idx; + + return 0; } /** @@ -15213,7 +15314,8 @@ __flow_dv_action_rss_hrxq_set(struct mlx5_shared_action_rss *action, * @param[in] idx * Shared RSS action ID holding hash RX queue objects. * @param[in] hash_fields - * Defines combination of packet fields to participate in RX hash. + * Defines combination of packet fields to participate in RX hash, + * specified as a bitmap of #ibv_rx_hash_fields flags. * @param[in] tunnel * Tunnel type * @@ -15228,56 +15330,26 @@ flow_dv_action_rss_hrxq_lookup(struct rte_eth_dev *dev, uint32_t idx, struct mlx5_shared_action_rss *shared_rss = mlx5_ipool_get(priv->sh->ipool[MLX5_IPOOL_RSS_SHARED_ACTIONS], idx); const uint32_t *hrxqs = shared_rss->hrxq; + uint32_t selectors = 0; + int ret; - switch (hash_fields & ~IBV_RX_HASH_INNER) { - case MLX5_RSS_HASH_IPV4: - /* fall-through. */ - case MLX5_RSS_HASH_IPV4_DST_ONLY: - /* fall-through. */ - case MLX5_RSS_HASH_IPV4_SRC_ONLY: - return hrxqs[0]; - case MLX5_RSS_HASH_IPV4_TCP: - /* fall-through. */ - case MLX5_RSS_HASH_IPV4_TCP_DST_ONLY: - /* fall-through. */ - case MLX5_RSS_HASH_IPV4_TCP_SRC_ONLY: - return hrxqs[1]; - case MLX5_RSS_HASH_IPV4_UDP: - /* fall-through. */ - case MLX5_RSS_HASH_IPV4_UDP_DST_ONLY: - /* fall-through. */ - case MLX5_RSS_HASH_IPV4_UDP_SRC_ONLY: - return hrxqs[2]; - case MLX5_RSS_HASH_IPV6: - /* fall-through. */ - case MLX5_RSS_HASH_IPV6_DST_ONLY: - /* fall-through. */ - case MLX5_RSS_HASH_IPV6_SRC_ONLY: - return hrxqs[3]; - case MLX5_RSS_HASH_IPV6_TCP: - /* fall-through. */ - case MLX5_RSS_HASH_IPV6_TCP_DST_ONLY: - /* fall-through. */ - case MLX5_RSS_HASH_IPV6_TCP_SRC_ONLY: - return hrxqs[4]; - case MLX5_RSS_HASH_IPV6_UDP: - /* fall-through. */ - case MLX5_RSS_HASH_IPV6_UDP_DST_ONLY: - /* fall-through. */ - case MLX5_RSS_HASH_IPV6_UDP_SRC_ONLY: - return hrxqs[5]; - case MLX5_RSS_HASH_NONE: - return hrxqs[6]; - case MLX5_RSS_HASH_IPV4_ESP: - return hrxqs[7]; - case MLX5_RSS_HASH_IPV6_ESP: - return hrxqs[8]; - case MLX5_RSS_HASH_ESP_SPI: - return hrxqs[9]; - default: + ret = rx_hash_calc_selector(hash_fields, &selectors); + if (ret < 0) { + DRV_LOG(ERR, "port %u Rx hash selector calculation failed: " + "rss_act_idx=%u hash_fields=0x%" PRIx64 " selectors=0x%" PRIx32, + dev->data->port_id, idx, hash_fields, selectors); + return 0; + } + + ret = get_rss_hash_idx(selectors); + if (ret < 0) { + DRV_LOG(ERR, "port %u failed hrxq index lookup: " + "rss_act_idx=%u hash_fields=0x%" PRIx64 " selectors=0x%" PRIx32, + dev->data->port_id, idx, hash_fields, selectors); return 0; } + return hrxqs[ret]; } /** @@ -15950,7 +16022,7 @@ flow_dv_destroy(struct rte_eth_dev *dev, struct rte_flow *flow) */ static int __flow_dv_hrxqs_release(struct rte_eth_dev *dev, - uint32_t (*hrxqs)[MLX5_RSS_HASH_FIELDS_LEN]) + uint32_t (*hrxqs)[MLX5_RSS_HASH_IDX_MAX]) { size_t i; int remaining = 0; @@ -15985,6 +16057,62 @@ __flow_dv_action_rss_hrxqs_release(struct rte_eth_dev *dev, return __flow_dv_hrxqs_release(dev, &shared_rss->hrxq); } +static inline void +filter_ipv4_types(uint64_t rss_types, uint64_t *hash_fields) +{ + if (rss_types & MLX5_IPV4_LAYER_TYPES) { + *hash_fields &= ~MLX5_RSS_HASH_IPV4; + if (rss_types & RTE_ETH_RSS_L3_DST_ONLY) + *hash_fields |= IBV_RX_HASH_DST_IPV4; + else if (rss_types & RTE_ETH_RSS_L3_SRC_ONLY) + *hash_fields |= IBV_RX_HASH_SRC_IPV4; + else + *hash_fields |= MLX5_RSS_HASH_IPV4; + } +} + +static inline void +filter_ipv6_types(uint64_t rss_types, uint64_t *hash_fields) +{ + if (rss_types & MLX5_IPV6_LAYER_TYPES) { + *hash_fields &= ~MLX5_RSS_HASH_IPV6; + if (rss_types & RTE_ETH_RSS_L3_DST_ONLY) + *hash_fields |= IBV_RX_HASH_DST_IPV6; + else if (rss_types & RTE_ETH_RSS_L3_SRC_ONLY) + *hash_fields |= IBV_RX_HASH_SRC_IPV6; + else + *hash_fields |= MLX5_RSS_HASH_IPV6; + } +} + +static inline void +filter_udp_types(uint64_t rss_types, uint64_t *hash_fields) +{ + if (rss_types & RTE_ETH_RSS_UDP) { + *hash_fields &= ~MLX5_UDP_IBV_RX_HASH; + if (rss_types & RTE_ETH_RSS_L4_DST_ONLY) + *hash_fields |= IBV_RX_HASH_DST_PORT_UDP; + else if (rss_types & RTE_ETH_RSS_L4_SRC_ONLY) + *hash_fields |= IBV_RX_HASH_SRC_PORT_UDP; + else + *hash_fields |= MLX5_UDP_IBV_RX_HASH; + } +} + +static inline void +filter_tcp_types(uint64_t rss_types, uint64_t *hash_fields) +{ + if (rss_types & RTE_ETH_RSS_TCP) { + *hash_fields &= ~MLX5_TCP_IBV_RX_HASH; + if (rss_types & RTE_ETH_RSS_L4_DST_ONLY) + *hash_fields |= IBV_RX_HASH_DST_PORT_TCP; + else if (rss_types & RTE_ETH_RSS_L4_SRC_ONLY) + *hash_fields |= IBV_RX_HASH_SRC_PORT_TCP; + else + *hash_fields |= MLX5_TCP_IBV_RX_HASH; + } +} + /** * Adjust L3/L4 hash value of pre-created shared RSS hrxq according to * user input. @@ -15996,9 +16124,9 @@ __flow_dv_action_rss_hrxqs_release(struct rte_eth_dev *dev, * same slot in mlx5_rss_hash_fields. * * @param[in] orig_rss_types - * RSS type as provided in shared RSS action. + * RSS type as provided in shared RSS action, specified as a bitmap of RTE_ETH_RSS_* flags. * @param[in, out] hash_field - * hash_field variable needed to be adjusted. + * hash_field variable needed to be adjusted, specified as a bitmap of #ibv_rx_hash_fields flags. * * @return * void @@ -16007,60 +16135,18 @@ void flow_dv_action_rss_l34_hash_adjust(uint64_t orig_rss_types, uint64_t *hash_field) { + uint64_t hash_field_protos = *hash_field & ~IBV_RX_HASH_INNER; uint64_t rss_types = rte_eth_rss_hf_refine(orig_rss_types); - switch (*hash_field & ~IBV_RX_HASH_INNER) { - case MLX5_RSS_HASH_IPV4: - if (rss_types & MLX5_IPV4_LAYER_TYPES) { - *hash_field &= ~MLX5_RSS_HASH_IPV4; - if (rss_types & RTE_ETH_RSS_L3_DST_ONLY) - *hash_field |= IBV_RX_HASH_DST_IPV4; - else if (rss_types & RTE_ETH_RSS_L3_SRC_ONLY) - *hash_field |= IBV_RX_HASH_SRC_IPV4; - else - *hash_field |= MLX5_RSS_HASH_IPV4; - } - return; - case MLX5_RSS_HASH_IPV6: - if (rss_types & MLX5_IPV6_LAYER_TYPES) { - *hash_field &= ~MLX5_RSS_HASH_IPV6; - if (rss_types & RTE_ETH_RSS_L3_DST_ONLY) - *hash_field |= IBV_RX_HASH_DST_IPV6; - else if (rss_types & RTE_ETH_RSS_L3_SRC_ONLY) - *hash_field |= IBV_RX_HASH_SRC_IPV6; - else - *hash_field |= MLX5_RSS_HASH_IPV6; - } - return; - case MLX5_RSS_HASH_IPV4_UDP: - /* fall-through. */ - case MLX5_RSS_HASH_IPV6_UDP: - if (rss_types & RTE_ETH_RSS_UDP) { - *hash_field &= ~MLX5_UDP_IBV_RX_HASH; - if (rss_types & RTE_ETH_RSS_L4_DST_ONLY) - *hash_field |= IBV_RX_HASH_DST_PORT_UDP; - else if (rss_types & RTE_ETH_RSS_L4_SRC_ONLY) - *hash_field |= IBV_RX_HASH_SRC_PORT_UDP; - else - *hash_field |= MLX5_UDP_IBV_RX_HASH; - } - return; - case MLX5_RSS_HASH_IPV4_TCP: - /* fall-through. */ - case MLX5_RSS_HASH_IPV6_TCP: - if (rss_types & RTE_ETH_RSS_TCP) { - *hash_field &= ~MLX5_TCP_IBV_RX_HASH; - if (rss_types & RTE_ETH_RSS_L4_DST_ONLY) - *hash_field |= IBV_RX_HASH_DST_PORT_TCP; - else if (rss_types & RTE_ETH_RSS_L4_SRC_ONLY) - *hash_field |= IBV_RX_HASH_SRC_PORT_TCP; - else - *hash_field |= MLX5_TCP_IBV_RX_HASH; - } - return; - default: - return; - } + if (hash_field_protos & MLX5_RSS_HASH_IPV4) + filter_ipv4_types(rss_types, hash_field); + else if (hash_field_protos & MLX5_RSS_HASH_IPV6) + filter_ipv6_types(rss_types, hash_field); + + if (hash_field_protos & MLX5_UDP_IBV_RX_HASH) + filter_udp_types(rss_types, hash_field); + else if (hash_field_protos & MLX5_TCP_IBV_RX_HASH) + filter_tcp_types(rss_types, hash_field); } /** @@ -16112,7 +16198,7 @@ __flow_dv_action_rss_setup(struct rte_eth_dev *dev, rss_desc.ind_tbl = shared_rss->ind_tbl; if (priv->sh->config.dv_flow_en == 2) rss_desc.hws_flags = MLX5DR_ACTION_FLAG_HWS_RX; - for (i = 0; i < MLX5_RSS_HASH_FIELDS_LEN; i++) { + for (i = 0; i < MLX5_RSS_HASH_IDX_MAX; i++) { struct mlx5_hrxq *hrxq; uint64_t hash_fields = mlx5_rss_hash_fields[i]; int tunnel = 0; -- 2.43.0 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2025-12-25 11:16:39.030679298 +0200 +++ 0054-net-mlx5-fix-indirect-RSS-action-hash.patch 2025-12-25 11:16:35.884933000 +0200 @@ -1 +1 @@ -From 6b010880a505c5609355180a7f99df940a163385 Mon Sep 17 00:00:00 2001 +From 1ac03026c5fd88808717f979b6a506637884bbd6 Mon Sep 17 00:00:00 2001 @@ -5,0 +6,2 @@ +[ upstream commit 6b010880a505c5609355180a7f99df940a163385 ] + @@ -49 +50,0 @@ -Cc: stable@dpdk.org @@ -61 +62 @@ -index 203cf00596..7e4bfacd11 100644 +index a20efed3ae..935eca7570 100644 @@ -64 +65 @@ -@@ -1842,8 +1842,6 @@ struct mlx5_obj_ops { +@@ -1730,8 +1730,6 @@ struct mlx5_obj_ops { @@ -70,3 +71,3 @@ - enum mlx5_ctrl_flow_type { - MLX5_CTRL_FLOW_TYPE_GENERAL, - MLX5_CTRL_FLOW_TYPE_SQ_MISS_ROOT, + enum mlx5_hw_ctrl_flow_type { + MLX5_HW_CTRL_FLOW_TYPE_GENERAL, + MLX5_HW_CTRL_FLOW_TYPE_SQ_MISS_ROOT, @@ -74 +75 @@ -index 098ef9d034..ed67a90a22 100644 +index 412f53d8c8..239ea2be03 100644 @@ -77 +78 @@ -@@ -34,6 +34,21 @@ +@@ -33,6 +33,21 @@ @@ -100 +101 @@ -index ef743fc3cb..2de0f35815 100644 +index 1ebf584078..a982e79bdf 100644 @@ -103 +104 @@ -@@ -1897,19 +1897,30 @@ flow_hw_get_reg_id_from_ctx(void *dr_ctx, enum rte_flow_item_type type, +@@ -1550,19 +1550,30 @@ struct rte_flow_template_table { @@ -147 +148 @@ -@@ -1919,7 +1930,7 @@ struct mlx5_shared_action_rss { +@@ -1572,7 +1583,7 @@ struct mlx5_shared_action_rss { @@ -157 +158 @@ -index 1564bd7cbe..f765f94116 100644 +index 4c3c4aeffa..d8cfb7cee5 100644 @@ -160 +161 @@ -@@ -15788,6 +15788,145 @@ flow_dv_translate(struct rte_eth_dev *dev, +@@ -15121,6 +15121,145 @@ flow_dv_translate(struct rte_eth_dev *dev, @@ -306 +307 @@ -@@ -15795,7 +15934,8 @@ flow_dv_translate(struct rte_eth_dev *dev, +@@ -15128,7 +15267,8 @@ flow_dv_translate(struct rte_eth_dev *dev, @@ -316 +317 @@ -@@ -15810,65 +15950,26 @@ __flow_dv_action_rss_hrxq_set(struct mlx5_shared_action_rss *action, +@@ -15143,65 +15283,26 @@ __flow_dv_action_rss_hrxq_set(struct mlx5_shared_action_rss *action, @@ -401 +402 @@ -@@ -15880,7 +15981,8 @@ __flow_dv_action_rss_hrxq_set(struct mlx5_shared_action_rss *action, +@@ -15213,7 +15314,8 @@ __flow_dv_action_rss_hrxq_set(struct mlx5_shared_action_rss *action, @@ -411 +412 @@ -@@ -15895,56 +15997,26 @@ flow_dv_action_rss_hrxq_lookup(struct rte_eth_dev *dev, uint32_t idx, +@@ -15228,56 +15330,26 @@ flow_dv_action_rss_hrxq_lookup(struct rte_eth_dev *dev, uint32_t idx, @@ -469,3 +470,3 @@ - return 0; - } - ++ return 0; ++ } ++ @@ -477,3 +478,3 @@ -+ return 0; -+ } -+ + return 0; + } + @@ -484 +485 @@ -@@ -16634,7 +16706,7 @@ flow_dv_destroy(struct rte_eth_dev *dev, struct rte_flow *flow) +@@ -15950,7 +16022,7 @@ flow_dv_destroy(struct rte_eth_dev *dev, struct rte_flow *flow) @@ -493 +494 @@ -@@ -16669,6 +16741,62 @@ __flow_dv_action_rss_hrxqs_release(struct rte_eth_dev *dev, +@@ -15985,6 +16057,62 @@ __flow_dv_action_rss_hrxqs_release(struct rte_eth_dev *dev, @@ -556 +557 @@ -@@ -16680,9 +16808,9 @@ __flow_dv_action_rss_hrxqs_release(struct rte_eth_dev *dev, +@@ -15996,9 +16124,9 @@ __flow_dv_action_rss_hrxqs_release(struct rte_eth_dev *dev, @@ -568 +569 @@ -@@ -16691,60 +16819,18 @@ void +@@ -16007,60 +16135,18 @@ void @@ -639 +640 @@ -@@ -16796,7 +16882,7 @@ __flow_dv_action_rss_setup(struct rte_eth_dev *dev, +@@ -16112,7 +16198,7 @@ __flow_dv_action_rss_setup(struct rte_eth_dev *dev,