From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id E2716470E5 for ; Thu, 25 Dec 2025 10:24:55 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 0D0E140697; Thu, 25 Dec 2025 10:24:55 +0100 (CET) Received: from BYAPR05CU005.outbound.protection.outlook.com (mail-westusazon11010053.outbound.protection.outlook.com [52.101.85.53]) by mails.dpdk.org (Postfix) with ESMTP id DEC694068A for ; Thu, 25 Dec 2025 10:24:53 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=iYmxYQhAX2zcLLfEBVaF+iuzYuySzlo66UFlSaG3hNJHr6JMnQxN++J65r//5Y8U1wbn600JsXMk/9QZSA7jRGiu6Fjxu+C0cioAepuUduI8NWq5sB3UOqw2c5fRoPLE+5rqp8OGS9QpGfG65VRiHowAnQW7GmHUZ1PYsi72wytfWbT1ghTnPSODqD96L/kHjJfQwUekG1sRaoBDkiOTgjkNNbO5FzYHEldCrNZSxGx6l2XjAUidvIPq9rfTmokd+hu8vs8AWkzutl1jE7u4O7drbe+ZMXzImPLqH1bgpZQNJ9KXs2aQdSDnflmC+iDSJu8aLW/LC/HzlEaDHbXn8A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=zFCjm1AHrogvgtd9FNxwcaFW+mXOsXWK6cfkqhSkx1k=; b=JwPeP5Bl3LB1/+q7JgGd/M8rf1oUttq2W7vgIJaptq+4GU5odtdjbhap0LCd08jhqK0ZPTF1nh4tv5KJRwxYqp/8W5dQUP8tNPgjv2crhkcWmhR1suJkd2VSvQiTOkC8qlf6IT4/PGsDeYJ0tCDlE1qkQedUWFhL8GW1i75mLpxODvXXOkcx1XR8dNLiCs1JMbCfWqclZ4e9pn/1n3DMgGMp/pAFncX4Mif+rxfB4iJEjUb3u7ukgJMz5DDQcU2bBZlCHKje9wpcIcvW0nqM32lFxjwSVga0nEn64wF3wsQCcB9b+v8BZQepvKFDJYR70lPwkbmf9xFjKzVRTDgCSQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=amd.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=zFCjm1AHrogvgtd9FNxwcaFW+mXOsXWK6cfkqhSkx1k=; b=fhPeqSzJwucWVVMOdUXReq5jr+b8hg0/nHjMa6jopO4q83tyQIAmiETwTHWmveVio8LGOE6zUyTinF0g+ETf0go3hajN0AyFdkbdcpOtvHjBpGXDTBHrmawrzTdeG0pT064Q6ZIFPy/gTM56lnjgpkZXuscvVcpftvPNUabitfSXgb97G9d0fZ+VBoUJfe7htCFFCWssXRcnBfkWA0QIWMeFmCfxg5E61yqX/q14e6imu9lOuzUjTHE9b11/Qs1zxUaTekeSDQJCUUXy29LathFNRu7NtWV0RTKijK8qZgXHBsQJn8DtwVhVGw73bmp3ydM5O+rtLB4OQCXrgnIcnQ== Received: from CH2PR19CA0006.namprd19.prod.outlook.com (2603:10b6:610:4d::16) by DM6PR12MB4187.namprd12.prod.outlook.com (2603:10b6:5:212::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9456.11; Thu, 25 Dec 2025 09:24:49 +0000 Received: from CH2PEPF0000013B.namprd02.prod.outlook.com (2603:10b6:610:4d:cafe::f8) by CH2PR19CA0006.outlook.office365.com (2603:10b6:610:4d::16) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9456.12 via Frontend Transport; Thu, 25 Dec 2025 09:24:45 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by CH2PEPF0000013B.mail.protection.outlook.com (10.167.244.68) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9456.9 via Frontend Transport; Thu, 25 Dec 2025 09:24:48 +0000 Received: from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 25 Dec 2025 01:24:39 -0800 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail205.nvidia.com (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 25 Dec 2025 01:24:39 -0800 Received: from nvidia.com (10.127.8.12) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Thu, 25 Dec 2025 01:24:38 -0800 From: Shani Peretz To: Venkat Kumar Ande CC: dpdk stable Subject: patch 'net/axgbe: fix build with GCC 16' has been queued to stable release 23.11.6 Date: Thu, 25 Dec 2025 11:18:34 +0200 Message-ID: <20251225091938.345892-73-shperetz@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251225091938.345892-1-shperetz@nvidia.com> References: <20251221145746.763179-93-shperetz@nvidia.com> <20251225091938.345892-1-shperetz@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CH2PEPF0000013B:EE_|DM6PR12MB4187:EE_ X-MS-Office365-Filtering-Correlation-Id: a97b4924-6409-49fe-5180-08de4397738e X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|1800799024|82310400026|36860700013|7053199007|13003099007; X-Microsoft-Antispam-Message-Info: =?utf-8?B?SExlZHFob0JKejY1ZmJYZkM0RUlvWUVyMnVoaXpHMEhSWjN3aXV0emVZYVcw?= =?utf-8?B?Mk42VWNMbkwvQk9IckxzSHNiT1lnUkphTnJOOUpGQVdvUUxjYmM0Nnl3d3pX?= =?utf-8?B?dHR2K25SOVd1cXZibmpNdWdwNDVsb3YrTjBFcGR3MFRnUWxLRFhvVDRNRmN4?= =?utf-8?B?ck1BbGJPWk1TZ2hqcHVURmFIOWlPT1VuWjltcENiUGVVZUwzdnQzY2VhVDQw?= =?utf-8?B?eEZNUFpLdnVzWDRnUDlsdDZtN2FyUXlRdDloSjJ1S2V2djl2N09PeFJra2Uy?= =?utf-8?B?T3NYaHFNMWl6Q0E3N2tXdndtOEs2RnJmL3ZCR2p6L1ZZc251cU5mNFJmeTBt?= =?utf-8?B?dGxBb0U1dGY5dHhSL2dQRnVMblJhbEl5WXlkVVl6VzNmU2FWZFJsa21sRUVx?= =?utf-8?B?V3IrU2V0VG5OTmtsTlViRnQxUDJzdXV3enhzcGY1TEEyRWhkV3RUKzZ5MUxI?= =?utf-8?B?K0FMRHRxVW1xbHozWkJwbzVlNkIvNTdTR2lndFNZVE1LVkZOQVRtSVNxK0JP?= =?utf-8?B?ZkI3N05PS0Z4UFB1Mno1eENRUGh0MTBibXpZUkxrOWgyWkdqcHRvM1laZWx6?= =?utf-8?B?UXg2RmZvUEdmSUxqTnJLc0lOR1VoM214ZlozNXJwYUVjNVBTYTVFSFJkdGF4?= =?utf-8?B?UEJWK3VIbU1CQTY1bW1mOEkyL1V3YlM4VCt5YjVTcEV0MlhXSk9vSHprSEhv?= =?utf-8?B?bGg0TkROSmRmOHNrVHVsR3daNHo2U1ZIVVIvTU9WTSt6dlBsTWUwa3BEVUZh?= =?utf-8?B?bXZRMVhZLzNhSHBmbExraS9SaVJOaEVqSU9wUXAxMy8zNUlyUDdXcVJ3NjIr?= =?utf-8?B?K2c3anlMdzE3YVBMMWVHQXJrbUw5eVowZzZUZ3hzck8xR253dWh5M1lwa2lQ?= =?utf-8?B?a0c1K3E1QnpRbkM5MmFuZXBKTnE0dXRHUlhINWRtVDNmU2k0V3pyZmpZYzBh?= =?utf-8?B?YUhoaHV1VVM1dXBycVp5V1lTS2RidUo3a1lwU3FnT0FmaWdHRDE2TFJoS1hv?= =?utf-8?B?V0c3aVo0d2wrYk1Sd0xXU1ZJQnNCNGZzeG4rZkdYazBsWm5pYVZtUHZOWTB6?= =?utf-8?B?dXQ0STNnVWxhc0h6SEgxaTJXekJrMGlEQzRMWko2Q1Y2L3lRam9rWVQ0NFFF?= =?utf-8?B?WnJ1c1kwcnp5d2oxQTcwZ2J0blBwWkZjUzg5V0RsRXE1T2VISVNqTm9NRGxy?= =?utf-8?B?T3ZOMmRZaWZIVGlMYTZJaGNsM05hL29jRXZMMUZPeTVPTlNYSEJueGNCM1BI?= =?utf-8?B?SlRuOS9jY3pnQzNwajZNMzVpcDUzUjF3WHBVVno1T216V3RqelVMZWhpZGsz?= =?utf-8?B?ZitOYUtMTUd6amp0cnZnczRwbTNvWUR4WTdiR0h4UTlGdHRuOXpqck1SaFN3?= =?utf-8?B?THVjTVhLeVdjdEd2MmZLUmU2TWZzS3R2YTRBR1JMRTNPdm5wd1EydmdydDJF?= =?utf-8?B?YWhmS00ySVlWVU11WTl6d1E1KzNBcnhFY2J5VWs5NVRRelhiUXZxVmxQSC9h?= =?utf-8?B?ZHo5MFY3Wi9TeXdYUmI1ZlY2elFQdDBrZnNrMmZiMDR1SENkUmNJYlBvREx5?= =?utf-8?B?NVVxeCtnSzR3NDJuOVA0bGlQUk9wMmVIUXpQS2xnOUI5TTRialAxZU9oYXVS?= =?utf-8?B?VlNtMUJQOHlSUzN2N3pEQzJITVNwRm9UWld0TURxMWxSTExjZW9zSGNOcUhq?= =?utf-8?B?U0VlUUdZVDRTbWMvbG1yV2xDbnZSWUtVNEJUU1d2Z3E1cnpWU3lTaXVndlFM?= =?utf-8?B?S21wbTFYUllxL0NJajlSOStQdmVPSHY4L1pldnlsaVk5dWxOVk9veTRWbFdr?= =?utf-8?B?VU1haTNTVVlvczJOWUxEVGVsL080bzh2a1BLbS8vc0JDTHpUWFl2TkNadXg5?= =?utf-8?B?OENybDlFUzUrdkU1RlNxWjVYUnZ4aWF3L0FTKzZVMk1xVnNCQW80N0dyUkx5?= =?utf-8?B?RGx5dkc1Z0lRNENQdGpHai9paDhqRVhHcEJ3RVBSWndvbDY5YVIraVYwc1lh?= =?utf-8?B?YW12WVc2M2gzY2lLUW9zMTRGSGhwMUMyZjI3bHVHdzN0dXhxVVIrZFNNMk1r?= =?utf-8?B?U3N6YnhCNTNzclQrWWNrMDJtUTVMWURzYXR3TWwyY1JQRml0azMya0hqS0lu?= =?utf-8?Q?QvdBQ1G/nW7psn152nN9MjTjS?= X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230040)(376014)(1800799024)(82310400026)(36860700013)(7053199007)(13003099007); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Dec 2025 09:24:48.9443 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a97b4924-6409-49fe-5180-08de4397738e X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CH2PEPF0000013B.namprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB4187 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 23.11.6 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 12/30/25. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://github.com/shanipr/dpdk-stable This queued commit can be viewed at: https://github.com/shanipr/dpdk-stable/commit/139796394d6d72b0aedfb53e415e95310031655e Thanks. Shani --- >From 139796394d6d72b0aedfb53e415e95310031655e Mon Sep 17 00:00:00 2001 From: Venkat Kumar Ande Date: Thu, 13 Nov 2025 22:11:09 +0530 Subject: [PATCH] net/axgbe: fix build with GCC 16 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit [ upstream commit dec46366290076afa65bc6b505b274e10e90f494 ] Build warning reported for local variable set and not used on GCC-16. Fix the issue by using the variable for missed register write operation. ../drivers/net/axgbe/axgbe_ethdev.c: In function ‘axgbe_timesync_disable’: ../drivers/net/axgbe/axgbe_ethdev.c:1744:22: warning: variable ‘mac_tscr’ set but not used [-Wunused-but-set-variable=] 1744 | unsigned int mac_tscr = 0; | ^~~~~~~~ Bugzilla ID: 1819 Fixes: e04449488fdb ("net/axgbe: support IEEE 1588 PTP") Signed-off-by: Venkat Kumar Ande --- drivers/net/axgbe/axgbe_ethdev.c | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/drivers/net/axgbe/axgbe_ethdev.c b/drivers/net/axgbe/axgbe_ethdev.c index da45ebf45f..30134f81c1 100644 --- a/drivers/net/axgbe/axgbe_ethdev.c +++ b/drivers/net/axgbe/axgbe_ethdev.c @@ -1733,6 +1733,7 @@ axgbe_timesync_disable(struct rte_eth_dev *dev) { struct axgbe_port *pdata = dev->data->dev_private; unsigned int mac_tscr = 0; + unsigned int value = 0; /*disable timestamp for all pkts*/ AXGMAC_SET_BITS(mac_tscr, MAC_TSCR, TSENALL, 0); @@ -1742,6 +1743,11 @@ axgbe_timesync_disable(struct rte_eth_dev *dev) AXGMAC_SET_BITS(mac_tscr, MAC_TSCR, TSCFUPDT, 0); /*disable time stamp*/ AXGMAC_SET_BITS(mac_tscr, MAC_TSCR, TSENA, 0); + + value = AXGMAC_IOREAD(pdata, MAC_TSCR); + value |= mac_tscr; + AXGMAC_IOWRITE(pdata, MAC_TSCR, value); + return 0; } -- 2.43.0 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2025-12-25 11:16:39.986696871 +0200 +++ 0073-net-axgbe-fix-build-with-GCC-16.patch 2025-12-25 11:16:36.091794000 +0200 @@ -1 +1 @@ -From dec46366290076afa65bc6b505b274e10e90f494 Mon Sep 17 00:00:00 2001 +From 139796394d6d72b0aedfb53e415e95310031655e Mon Sep 17 00:00:00 2001 @@ -8,0 +9,2 @@ +[ upstream commit dec46366290076afa65bc6b505b274e10e90f494 ] + @@ -20 +21,0 @@ -Cc: stable@dpdk.org @@ -28 +29 @@ -index 31d35ff182..cf3b0d9ef5 100644 +index da45ebf45f..30134f81c1 100644 @@ -31 +32 @@ -@@ -1742,6 +1742,7 @@ axgbe_timesync_disable(struct rte_eth_dev *dev) +@@ -1733,6 +1733,7 @@ axgbe_timesync_disable(struct rte_eth_dev *dev) @@ -39 +40 @@ -@@ -1751,6 +1752,11 @@ axgbe_timesync_disable(struct rte_eth_dev *dev) +@@ -1742,6 +1743,11 @@ axgbe_timesync_disable(struct rte_eth_dev *dev)