From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 72501470E5 for ; Thu, 25 Dec 2025 10:20:45 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 6AF8D4025E; Thu, 25 Dec 2025 10:20:45 +0100 (CET) Received: from DM1PR04CU001.outbound.protection.outlook.com (mail-centralusazon11010000.outbound.protection.outlook.com [52.101.61.0]) by mails.dpdk.org (Postfix) with ESMTP id 274B24025E for ; Thu, 25 Dec 2025 10:20:44 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=ZDXRsoJ+pmqMTsVtPIw9Kj5p8SN4ah3+ZZEERdb6268VVHkH6dnD6nnVgiRgna3M3jEeuEuo7hvtz/5UOpgYX4kb/HGW3q2glCkRRaBXAnV0hOScnQg0XMKTc3kugonp/pr1Pan1OZzHqdFhYNSv2/bjmrPD7PWdeeBHk61cCTSTO8Wr2CRXUt7MGVbCha4hVP/gfo51gnQ7NY1E4YLsUbheTngptUUOvLsPYDEUTwqcVzNTf2MQE5ig17TFPoV4iMCfIszB3DIqvAbUyuGJM0SW0rMfDULtYwDKezntckvXUEW5SCvT/GN7bVEZH/ZCk6jon1ixfR5G0Y0rwxnVeg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=QNKdhBz90/pWC51v5zjqeUo+MVITBu16JGhOyIJKvAU=; b=u3/+7nby9FxtkKXM+e0p3h5FKpiVJY/1Ia1Z3YVzEqL4XzkGUCjwfnVt1T6Y7SEZuFczqJh4MS81c7C5qpz5YcHwpRtXILueGPv/cvARZ8ljKRz6/jY9KCpXL8nNke3Vfmfjib7oH51S+8iTEvxaV6tCK/C5WK97Zyv7IzvQqu3hljM22h4rMiHkVirp2WK8qe0z0/+2LL7gQU7CA9Qo47rNZ/as+i3JNkvsxuWMtamaJ2qnGDynRFZ+l2mHNhmbYs5pwUKUqhicmwVvDO4a9rMkMWcgD2U5Q8LE+j5ptav3bM7TF1RqEdmalGu1lb8NpQ2RuDe3tkzbuvwkJqa67Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=ericsson.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=QNKdhBz90/pWC51v5zjqeUo+MVITBu16JGhOyIJKvAU=; b=HBKQnpyTs0Q/t0nhIFxh/UbyqVO1EhtKiqet0PMOwVOs5xBwstpXU6r2359mGWENINMNycuJjl2Jwh1ub1CKoxEvjASCdSqtgapF89md0btW3HlnSn1K9FxnOHUd8cQJk5yuLy8NurzVNQDkYdZV6JYr1QM9YwxQPwGyceY1EuWU4T4L0LPb6SrvU+16V+Va1DJtqHfQm9EQLOWENtMWf4CsiQoqR8bzm7Lr3SrnixvhxeG4aaDLgemAIL4q5Mt99trI7v9LyF9oguIXxVLes2znuIdMtZe4iwsEzioSJ5RM1F5tbt98WqoMideNzLd9qa9asK+7E+JouQK2LOm7ZA== Received: from CH3P221CA0008.NAMP221.PROD.OUTLOOK.COM (2603:10b6:610:1e7::22) by LV2PR12MB5822.namprd12.prod.outlook.com (2603:10b6:408:179::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9434.8; Thu, 25 Dec 2025 09:20:40 +0000 Received: from CH2PEPF0000013C.namprd02.prod.outlook.com (2603:10b6:610:1e7:cafe::e6) by CH3P221CA0008.outlook.office365.com (2603:10b6:610:1e7::22) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9456.12 via Frontend Transport; Thu, 25 Dec 2025 09:20:32 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by CH2PEPF0000013C.mail.protection.outlook.com (10.167.244.73) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9456.9 via Frontend Transport; Thu, 25 Dec 2025 09:20:33 +0000 Received: from rnnvmail203.nvidia.com (10.129.68.9) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 25 Dec 2025 01:20:15 -0800 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail203.nvidia.com (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 25 Dec 2025 01:20:15 -0800 Received: from nvidia.com (10.127.8.12) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Thu, 25 Dec 2025 01:20:13 -0800 From: Shani Peretz To: =?UTF-8?q?Mattias=20R=C3=B6nnblom?= CC: Bruce Richardson , =?UTF-8?q?Morten=20Br=C3=B8rup?= , dpdk stable Subject: patch 'bitops: improve power of 2 alignment documentation' has been queued to stable release 23.11.6 Date: Thu, 25 Dec 2025 11:17:30 +0200 Message-ID: <20251225091938.345892-9-shperetz@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251225091938.345892-1-shperetz@nvidia.com> References: <20251221145746.763179-93-shperetz@nvidia.com> <20251225091938.345892-1-shperetz@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CH2PEPF0000013C:EE_|LV2PR12MB5822:EE_ X-MS-Office365-Filtering-Correlation-Id: 650c485d-e978-455f-a962-08de4396db1b X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|36860700013|376014|82310400026|7053199007|13003099007; X-Microsoft-Antispam-Message-Info: =?utf-8?B?Q1pLclY1UUl6cDBiYmhMSmQxaGZkUDZlMVBOTVIwcWNUajEzLzJ6LzhDdnZX?= =?utf-8?B?SmN6bEVpSFloNnEvUGUvRDF5eVhNdmJ6bUltMHlXckp0WXhic1htVnZuOXc4?= =?utf-8?B?SWVQOFc0UC9xSWlHdlRoWEw3ZzV0cGpJRU83Mnc0ZnpmUTd2V3RoN3V1aGRK?= =?utf-8?B?N1ZHbm9kQnJHNlR3bmJybGZuUGdmVjZoMzlOOWNZNEcxRVR0Ykc1SEJ1L1hO?= =?utf-8?B?KzF2SFhzRGEyZHVQNUU5WU14SDZFRlpvTm5HYUNoOEgwNE5EaTRkd3YxMmxt?= =?utf-8?B?Z3JST3FBQzMrbFBMSnRtVzlqajJtUUVxWTVZSjRUY1VXZVpoWjdIVU9xa1Rh?= =?utf-8?B?c002V0FPSlJoaUUwRE9pNWYzZDRsUXE0WHJqZ281cm5WQzUrWkpwWjhqaEpu?= =?utf-8?B?ajY3VGlNZEl5SVJRY0wrZVlhMEtjTXhsdEZ6ajR1Y2VDRGl5dkxwa0RHVHF2?= =?utf-8?B?OGRzc0lhajZaTDhicU1PS2M5RXR0VGtnQ0pTL2hoaUQ2dXdISzdCbzV5UXFn?= =?utf-8?B?NzhTU3l1SHdiVmw0UndQMkNoQVhadnFTdWhkV1RXQnEybCt0R0hIRHhLWDU1?= =?utf-8?B?UGEwMVBqcmJWK2dYcW0rQzM4Z2JwS2Z6U0hXNGNkbUpuREZCd0dIWUdWakFQ?= =?utf-8?B?MlRzaGQ4SE51NzUvMy94eGo0YzRPUDl3RHZKaTZTVUw0NFBVTVdIQ2lGcS9E?= =?utf-8?B?MlJFelRNU3hqQnlTY21XS1ViUEhzYzB3d0hsamRuN0VOWFVCVTN2cHYwaDRW?= =?utf-8?B?dGQ0UlJKeHQ0Nm1QdmZtZFZQVFFEcFlHanBHS0cxeGJUNnpoOW43QWJFMkgy?= =?utf-8?B?azVkZ2pmZS9MNnpDSHQ5dTZBK0ZveElkQllVYXladnV0N1h2OFdVRGtaVTd5?= =?utf-8?B?eXNkd2tnektjYW9KdHh3VGZoZ2FmYkxqWTI1MndlOWppbjJVMlg2OXFncDEr?= =?utf-8?B?L2w3bHBjcGZIaHJMaGdwVVpwSG1DZ0V3c3haWkFBSm8yejNiTDV5bnFWb2w2?= =?utf-8?B?czJObXlQZnJkZ3plSU9TT1NQV1R5MHZCL1Q2RGU5RjZxQmYzR0Q1Z1JhV0Yy?= =?utf-8?B?Wm4wclBQRXNBdG5SaDZLS3REb3AwUDJLZVYyZTBHTERTMCtiNjFndlp4bGVP?= =?utf-8?B?YzlJdXRXNjFNUEZQVWY3cVZ3d2FTYlB6NGRwR3JtcGNkckdMU1VCQzhGZmYx?= =?utf-8?B?YnFJamJsM1o1TUpiZGxyalFqLzA2T0JWNjVtY2thKzFvSEMwVGVtMlkvU1Na?= =?utf-8?B?VEhJbHNDYWVDdFBWT3Rjb1RVeEd2c2ZzK0JCcE5ST3BHTmlNaE43Y1JvMmRI?= =?utf-8?B?Tnk5V3QwTUJCa0M3enFaR0lFY09tVHNQV1E5RWN6bVJ4Y1BkU1lpY2pRYU1s?= =?utf-8?B?Z0V0bVhMUE5IaVNDM2NJeExJOXNKMTk1eHp2eWNUcnlrbk5KWjRBMHFXVmdw?= =?utf-8?B?R0liSTdaK1ZQWGlBNHpUeHI0bTRldW1mS211S2V4VE1tOGhGV1RHUnp1bWRF?= =?utf-8?B?ZkdwcnlVeWZVUWVzSDlVSklhd3VSUVBzSWREWCtVMXk4eWp4NDk4azlVdVB0?= =?utf-8?B?TzJuV1FuMGFXaHJscjJYdmpEZjJrQ1FXWit4Q0dlVG1sWjR2WGx6dDdmMGJh?= =?utf-8?B?NHUweHcvVWtwMFVjYnVza0hNUlVlcTBXWVFxSmJsSDZQTzFEOXV0elkvaFlk?= =?utf-8?B?bnZ5WTdsZ01pOGFmVTNrTVJQSUpyTzV3blpyZWNVNnJLb1BaMjl2K0QwZSt6?= =?utf-8?B?YklhQ25kSnhmSVM0dXZaYWFRNS9RcktnZitNYld3bTVubXVYb0hXN0M1R3JK?= =?utf-8?B?ZkwraG1aaXpsLzJnL3RQY0w5WEQ3VFA5YXJKRHlFZkRIY1JnY2dVTWZzbDBu?= =?utf-8?B?YnhjaGJQS3IwamhXZVh4emhCYnJ0YXp1ZGVic2JmWkNUaldlY0VMbXM5THNp?= =?utf-8?B?bjBwR05yQndtSm4rQlFqYkZ4c0R2RDBjSWJkcG02QzR2cnpLNGZHZjhIeWxF?= =?utf-8?B?N0FNNFR1cWFGZmxsZkljczc4WVI2OUJWOXRQTXptZmkxR1ZHNGgralVnODVk?= =?utf-8?B?ZFRzdmtSSkRlMUJQS2VYRTc5MDIwMjV5QkcwUCtSRThsWWRoaXBaK3NIaDAx?= =?utf-8?Q?03HysE8J0KsOW4xlybZ8vimPQ?= X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230040)(1800799024)(36860700013)(376014)(82310400026)(7053199007)(13003099007); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Dec 2025 09:20:33.1794 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 650c485d-e978-455f-a962-08de4396db1b X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CH2PEPF0000013C.namprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV2PR12MB5822 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 23.11.6 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 12/30/25. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://github.com/shanipr/dpdk-stable This queued commit can be viewed at: https://github.com/shanipr/dpdk-stable/commit/7b108fc1c4d9d0b934b154cd7ea96c8d2ca193c5 Thanks. Shani --- >From 7b108fc1c4d9d0b934b154cd7ea96c8d2ca193c5 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Mattias=20R=C3=B6nnblom?= Date: Tue, 22 Jul 2025 09:53:21 +0200 Subject: [PATCH] bitops: improve power of 2 alignment documentation MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit [ upstream commit f9f773fe2d6f49f1223283dc3e75198f2e6c0664 ] In the documentation, make clear rte_align(32|64)prevpow2() -> , provided is a power of 2. The original documentation stated the "previous" power of 2 would be returned, potentially leaving the user to erroneously conclude that, for example, rte_align32prevpow2(32) -> 16. The rte_align(32|64)pow2() documentation, suffering from a similar issue, is reworded in the same manner. Fixes: 08f683174e94 ("eal: add functions for previous power of 2 alignment") Signed-off-by: Mattias Rönnblom Acked-by: Bruce Richardson Acked-by: Morten Brørup --- lib/eal/include/rte_bitops.h | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) diff --git a/lib/eal/include/rte_bitops.h b/lib/eal/include/rte_bitops.h index 6bd8bae21a..1337a67b4a 100644 --- a/lib/eal/include/rte_bitops.h +++ b/lib/eal/include/rte_bitops.h @@ -615,7 +615,7 @@ rte_is_power_of_2(uint32_t n) * The integer value to align * * @return - * Input parameter aligned to the next power of 2 + * The smallest power of 2 which is greater than or equal to @c x. */ static inline uint32_t rte_align32pow2(uint32_t x) @@ -633,7 +633,7 @@ rte_align32pow2(uint32_t x) * The integer value to align * * @return - * Input parameter aligned to the previous power of 2 + * The greatest power of 2 which is smaller than or equal to @c x. */ static inline uint32_t rte_align32prevpow2(uint32_t x) @@ -650,7 +650,7 @@ rte_align32prevpow2(uint32_t x) * The 64b value to align * * @return - * Input parameter aligned to the next power of 2 + * The smallest power of 2 which is greater than or equal to @c v. */ static inline uint64_t rte_align64pow2(uint64_t v) @@ -668,7 +668,7 @@ rte_align64pow2(uint64_t v) * The 64b value to align * * @return - * Input parameter aligned to the previous power of 2 + * The greatest power of 2 which is smaller than or equal to @c v. */ static inline uint64_t rte_align64prevpow2(uint64_t v) -- 2.43.0 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2025-12-25 11:16:36.835967655 +0200 +++ 0009-bitops-improve-power-of-2-alignment-documentation.patch 2025-12-25 11:16:35.330839000 +0200 @@ -1 +1 @@ -From f9f773fe2d6f49f1223283dc3e75198f2e6c0664 Mon Sep 17 00:00:00 2001 +From 7b108fc1c4d9d0b934b154cd7ea96c8d2ca193c5 Mon Sep 17 00:00:00 2001 @@ -8,0 +9,2 @@ +[ upstream commit f9f773fe2d6f49f1223283dc3e75198f2e6c0664 ] + @@ -20 +21,0 @@ -Cc: stable@dpdk.org @@ -30 +31 @@ -index b9a6af381b..2d1b9d281c 100644 +index 6bd8bae21a..1337a67b4a 100644 @@ -33 +34 @@ -@@ -1320,7 +1320,7 @@ rte_is_power_of_2(uint32_t n) +@@ -615,7 +615,7 @@ rte_is_power_of_2(uint32_t n) @@ -42 +43 @@ -@@ -1338,7 +1338,7 @@ rte_align32pow2(uint32_t x) +@@ -633,7 +633,7 @@ rte_align32pow2(uint32_t x) @@ -51 +52 @@ -@@ -1355,7 +1355,7 @@ rte_align32prevpow2(uint32_t x) +@@ -650,7 +650,7 @@ rte_align32prevpow2(uint32_t x) @@ -60 +61 @@ -@@ -1373,7 +1373,7 @@ rte_align64pow2(uint64_t v) +@@ -668,7 +668,7 @@ rte_align64pow2(uint64_t v)