* [PATCH v0 1/1] net/octeon_ep: fix device start routine
@ 2025-07-14 5:58 Vamsi Krishna
2025-09-22 5:53 ` Jerin Jacob
0 siblings, 1 reply; 2+ messages in thread
From: Vamsi Krishna @ 2025-07-14 5:58 UTC (permalink / raw)
To: jerinj; +Cc: dev, Vamsi Attunuru, stable
From: Vamsi Attunuru <vattunuru@marvell.com>
Currently the device start routine clears the TX doorbell and
updates RX doorbell, which causes the device start operation
to fail after a device stop.
Patch corrects the handling of RX & TX doorbell and ensures
that any pending packets in the RX queue are drained and gets
refilled before starting the device.
Fixes: 2c82554c98bd ("net/octeontx_ep: add device start and stop")
Cc: stable@dpdk.org
Signed-off-by: Vamsi Attunuru <vattunuru@marvell.com>
---
drivers/net/octeon_ep/cnxk_ep_rx.c | 40 +++++++++++++++++++++++++++
drivers/net/octeon_ep/cnxk_ep_vf.c | 32 ++++++++++-----------
drivers/net/octeon_ep/otx2_ep_vf.c | 30 +++++++++-----------
drivers/net/octeon_ep/otx_ep_common.h | 1 +
drivers/net/octeon_ep/otx_ep_ethdev.c | 6 ++++
drivers/net/octeon_ep/otx_ep_rxtx.h | 3 ++
6 files changed, 77 insertions(+), 35 deletions(-)
diff --git a/drivers/net/octeon_ep/cnxk_ep_rx.c b/drivers/net/octeon_ep/cnxk_ep_rx.c
index 7465e0a017..ec2a1d96a6 100644
--- a/drivers/net/octeon_ep/cnxk_ep_rx.c
+++ b/drivers/net/octeon_ep/cnxk_ep_rx.c
@@ -154,3 +154,43 @@ cn9k_ep_recv_pkts_mseg(void *rx_queue, struct rte_mbuf **rx_pkts, uint16_t nb_pk
return new_pkts;
}
+
+void
+cnxk_ep_drain_rx_pkts(void *rx_queue)
+{
+ struct otx_ep_droq *droq = (struct otx_ep_droq *)rx_queue;
+ struct rte_mbuf *rx_pkt, *next_seg, *seg;
+ uint16_t i, j, nb_pkts;
+
+ if (droq->read_idx == 0 && droq->pkts_pending == 0 && droq->refill_count)
+ return;
+
+ /* Check for pending packets */
+ nb_pkts = cnxk_ep_rx_pkts_to_process(droq, droq->nb_desc);
+
+ /* Drain the pending packets */
+ for (i = 0; i < nb_pkts; i++) {
+ rx_pkt = NULL;
+ cnxk_ep_process_pkts_scalar_mseg(&rx_pkt, droq, 1);
+ if (rx_pkt) {
+ seg = rx_pkt->next;
+ for (j = 1; j < rx_pkt->nb_segs; j++) {
+ next_seg = seg->next;
+ rte_mempool_put(droq->mpool, seg);
+ seg = next_seg;
+ }
+ rx_pkt->nb_segs = 1;
+ rte_mempool_put(droq->mpool, rx_pkt);
+ }
+ }
+
+ cnxk_ep_rx_refill(droq);
+
+ /* Reset the indexes */
+ droq->read_idx = 0;
+ droq->write_idx = 0;
+ droq->refill_idx = 0;
+ droq->refill_count = 0;
+ droq->last_pkt_count = 0;
+ droq->pkts_pending = 0;
+}
diff --git a/drivers/net/octeon_ep/cnxk_ep_vf.c b/drivers/net/octeon_ep/cnxk_ep_vf.c
index ca84cac962..a1d9f65f38 100644
--- a/drivers/net/octeon_ep/cnxk_ep_vf.c
+++ b/drivers/net/octeon_ep/cnxk_ep_vf.c
@@ -138,6 +138,18 @@ cnxk_ep_vf_setup_iq_regs(struct otx_ep_device *otx_ep, uint32_t iq_no)
return -EIO;
}
+ /* Clear the IQ doorbell */
+ loop = OTX_EP_BUSY_LOOP_COUNT;
+ while ((rte_read64(iq->doorbell_reg) != 0ull) && loop--) {
+ rte_write32(OTX_EP_CLEAR_INSTR_DBELL, iq->doorbell_reg);
+ rte_delay_ms(1);
+ }
+
+ if (loop < 0) {
+ otx_ep_err("INSTR DBELL is not zero");
+ return -EIO;
+ }
+
/* IN INTR_THRESHOLD is set to max(FFFFFFFF) which disable the IN INTR
* to raise
*/
@@ -237,8 +249,8 @@ cnxk_ep_vf_setup_oq_regs(struct otx_ep_device *otx_ep, uint32_t oq_no)
droq->pkts_sent_ism =
(uint32_t __rte_atomic *)((uint8_t *)otx_ep->ism_buffer_mz->addr
+ CNXK_EP_OQ_ISM_OFFSET(oq_no));
- otx_ep_err("SDP_R[%d] OQ ISM virt: %p dma: 0x%" PRIX64,
- oq_no, (void *)(uintptr_t)droq->pkts_sent_ism, ism_addr);
+ otx_ep_dbg("SDP_R[%d] OQ ISM virt: %p dma: 0x%" PRIX64, oq_no,
+ (void *)(uintptr_t)droq->pkts_sent_ism, ism_addr);
*droq->pkts_sent_ism = 0;
droq->pkts_sent_prev = 0;
@@ -266,24 +278,8 @@ cnxk_ep_vf_setup_oq_regs(struct otx_ep_device *otx_ep, uint32_t oq_no)
static int
cnxk_ep_vf_enable_iq(struct otx_ep_device *otx_ep, uint32_t q_no)
{
- int loop = OTX_EP_BUSY_LOOP_COUNT;
uint64_t reg_val = 0ull;
- /* Resetting doorbells during IQ enabling also to handle abrupt
- * guest reboot. IQ reset does not clear the doorbells.
- */
- oct_ep_write64(0xFFFFFFFF, otx_ep->hw_addr + CNXK_EP_R_IN_INSTR_DBELL(q_no));
-
- while (((oct_ep_read64(otx_ep->hw_addr +
- CNXK_EP_R_IN_INSTR_DBELL(q_no))) != 0ull) && loop--) {
- rte_delay_ms(1);
- }
-
- if (loop < 0) {
- otx_ep_err("INSTR DBELL not coming back to 0");
- return -EIO;
- }
-
reg_val = oct_ep_read64(otx_ep->hw_addr + CNXK_EP_R_IN_ENABLE(q_no));
reg_val |= 0x1ull;
diff --git a/drivers/net/octeon_ep/otx2_ep_vf.c b/drivers/net/octeon_ep/otx2_ep_vf.c
index a482f4266e..00f723a5a8 100644
--- a/drivers/net/octeon_ep/otx2_ep_vf.c
+++ b/drivers/net/octeon_ep/otx2_ep_vf.c
@@ -287,6 +287,18 @@ otx2_vf_setup_iq_regs(struct otx_ep_device *otx_ep, uint32_t iq_no)
return -EIO;
}
+ /* Clear the IQ doorbell */
+ loop = OTX_EP_BUSY_LOOP_COUNT;
+ while ((rte_read64(iq->doorbell_reg) != 0ull) && loop--) {
+ rte_write32(OTX_EP_CLEAR_INSTR_DBELL, iq->doorbell_reg);
+ rte_delay_ms(1);
+ }
+
+ if (loop < 0) {
+ otx_ep_err("INSTR DBELL is not zero");
+ return -EIO;
+ }
+
/* IN INTR_THRESHOLD is set to max(FFFFFFFF) which disable the IN INTR
* to raise
*/
@@ -388,7 +400,7 @@ otx2_vf_setup_oq_regs(struct otx_ep_device *otx_ep, uint32_t oq_no)
droq->pkts_sent_ism =
(uint32_t __rte_atomic *)((uint8_t *)otx_ep->ism_buffer_mz->addr
+ OTX2_EP_OQ_ISM_OFFSET(oq_no));
- otx_ep_err("SDP_R[%d] OQ ISM virt: %p, dma: 0x%x", oq_no,
+ otx_ep_dbg("SDP_R[%d] OQ ISM virt: %p, dma: 0x%x", oq_no,
(void *)(uintptr_t)droq->pkts_sent_ism,
(unsigned int)ism_addr);
*droq->pkts_sent_ism = 0;
@@ -411,24 +423,8 @@ otx2_vf_setup_oq_regs(struct otx_ep_device *otx_ep, uint32_t oq_no)
static int
otx2_vf_enable_iq(struct otx_ep_device *otx_ep, uint32_t q_no)
{
- int loop = SDP_VF_BUSY_LOOP_COUNT;
uint64_t reg_val = 0ull;
- /* Resetting doorbells during IQ enabling also to handle abrupt
- * guest reboot. IQ reset does not clear the doorbells.
- */
- oct_ep_write64(0xFFFFFFFF, otx_ep->hw_addr + SDP_VF_R_IN_INSTR_DBELL(q_no));
-
- while (((oct_ep_read64(otx_ep->hw_addr +
- SDP_VF_R_IN_INSTR_DBELL(q_no))) != 0ull) && loop--) {
- rte_delay_ms(1);
- }
-
- if (loop < 0) {
- otx_ep_err("INSTR DBELL not coming back to 0");
- return -EIO;
- }
-
reg_val = oct_ep_read64(otx_ep->hw_addr + SDP_VF_R_IN_ENABLE(q_no));
reg_val |= 0x1ull;
diff --git a/drivers/net/octeon_ep/otx_ep_common.h b/drivers/net/octeon_ep/otx_ep_common.h
index 122926cd40..53de8b18d6 100644
--- a/drivers/net/octeon_ep/otx_ep_common.h
+++ b/drivers/net/octeon_ep/otx_ep_common.h
@@ -589,6 +589,7 @@ int otx_ep_delete_oqs(struct otx_ep_device *otx_ep, uint32_t oq_no);
#define OTX_EP_CLEAR_ISIZE_BSIZE 0x7FFFFFULL
#define OTX_EP_CLEAR_OUT_INT_LVLS 0x3FFFFFFFFFFFFFULL
#define OTX_EP_CLEAR_IN_INT_LVLS 0xFFFFFFFF
+#define OTX_EP_CLEAR_INSTR_DBELL 0xFFFFFFFF
#define OTX_EP_CLEAR_SDP_IN_INT_LVLS 0x3FFFFFFFFFFFFFUL
#define OTX_EP_DROQ_BUFSZ_MASK 0xFFFF
#define OTX_EP_CLEAR_SLIST_DBELL 0xFFFFFFFF
diff --git a/drivers/net/octeon_ep/otx_ep_ethdev.c b/drivers/net/octeon_ep/otx_ep_ethdev.c
index 10f2f8a2e0..cd8e4bad3b 100644
--- a/drivers/net/octeon_ep/otx_ep_ethdev.c
+++ b/drivers/net/octeon_ep/otx_ep_ethdev.c
@@ -232,6 +232,12 @@ otx_ep_dev_start(struct rte_eth_dev *eth_dev)
int ret;
otx_epvf = (struct otx_ep_device *)OTX_EP_DEV(eth_dev);
+
+ for (q = 0; q < otx_epvf->nb_rx_queues; q++) {
+ cnxk_ep_drain_rx_pkts(otx_epvf->droq[q]);
+ otx_epvf->fn_list.setup_oq_regs(otx_epvf, q);
+ }
+
/* Enable IQ/OQ for this device */
ret = otx_epvf->fn_list.enable_io_queues(otx_epvf);
if (ret) {
diff --git a/drivers/net/octeon_ep/otx_ep_rxtx.h b/drivers/net/octeon_ep/otx_ep_rxtx.h
index 6b3abe21b1..384e4fb412 100644
--- a/drivers/net/octeon_ep/otx_ep_rxtx.h
+++ b/drivers/net/octeon_ep/otx_ep_rxtx.h
@@ -32,6 +32,9 @@ otx_ep_incr_index(uint32_t index, uint32_t count, uint32_t max)
return ((index + count) & (max - 1));
}
+void
+cnxk_ep_drain_rx_pkts(void *rx_queue);
+
uint16_t
otx_ep_xmit_pkts(void *tx_queue, struct rte_mbuf **pkts, uint16_t nb_pkts);
--
2.34.1
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: [PATCH v0 1/1] net/octeon_ep: fix device start routine
2025-07-14 5:58 [PATCH v0 1/1] net/octeon_ep: fix device start routine Vamsi Krishna
@ 2025-09-22 5:53 ` Jerin Jacob
0 siblings, 0 replies; 2+ messages in thread
From: Jerin Jacob @ 2025-09-22 5:53 UTC (permalink / raw)
To: Vamsi Krishna; +Cc: jerinj, dev, stable
On Mon, Jul 14, 2025 at 11:29 AM Vamsi Krishna <vattunuru@marvell.com> wrote:
>
> From: Vamsi Attunuru <vattunuru@marvell.com>
>
> Currently the device start routine clears the TX doorbell and
> updates RX doorbell, which causes the device start operation
> to fail after a device stop.
>
> Patch corrects the handling of RX & TX doorbell and ensures
> that any pending packets in the RX queue are drained and gets
> refilled before starting the device.
>
> Fixes: 2c82554c98bd ("net/octeontx_ep: add device start and stop")
> Cc: stable@dpdk.org
>
> Signed-off-by: Vamsi Attunuru <vattunuru@marvell.com>
Applied to dpdk-next-net-mrvl/for-main. Thanks
> ---
> drivers/net/octeon_ep/cnxk_ep_rx.c | 40 +++++++++++++++++++++++++++
> drivers/net/octeon_ep/cnxk_ep_vf.c | 32 ++++++++++-----------
> drivers/net/octeon_ep/otx2_ep_vf.c | 30 +++++++++-----------
> drivers/net/octeon_ep/otx_ep_common.h | 1 +
> drivers/net/octeon_ep/otx_ep_ethdev.c | 6 ++++
> drivers/net/octeon_ep/otx_ep_rxtx.h | 3 ++
> 6 files changed, 77 insertions(+), 35 deletions(-)
>
> diff --git a/drivers/net/octeon_ep/cnxk_ep_rx.c b/drivers/net/octeon_ep/cnxk_ep_rx.c
> index 7465e0a017..ec2a1d96a6 100644
> --- a/drivers/net/octeon_ep/cnxk_ep_rx.c
> +++ b/drivers/net/octeon_ep/cnxk_ep_rx.c
> @@ -154,3 +154,43 @@ cn9k_ep_recv_pkts_mseg(void *rx_queue, struct rte_mbuf **rx_pkts, uint16_t nb_pk
>
> return new_pkts;
> }
> +
> +void
> +cnxk_ep_drain_rx_pkts(void *rx_queue)
> +{
> + struct otx_ep_droq *droq = (struct otx_ep_droq *)rx_queue;
> + struct rte_mbuf *rx_pkt, *next_seg, *seg;
> + uint16_t i, j, nb_pkts;
> +
> + if (droq->read_idx == 0 && droq->pkts_pending == 0 && droq->refill_count)
> + return;
> +
> + /* Check for pending packets */
> + nb_pkts = cnxk_ep_rx_pkts_to_process(droq, droq->nb_desc);
> +
> + /* Drain the pending packets */
> + for (i = 0; i < nb_pkts; i++) {
> + rx_pkt = NULL;
> + cnxk_ep_process_pkts_scalar_mseg(&rx_pkt, droq, 1);
> + if (rx_pkt) {
> + seg = rx_pkt->next;
> + for (j = 1; j < rx_pkt->nb_segs; j++) {
> + next_seg = seg->next;
> + rte_mempool_put(droq->mpool, seg);
> + seg = next_seg;
> + }
> + rx_pkt->nb_segs = 1;
> + rte_mempool_put(droq->mpool, rx_pkt);
> + }
> + }
> +
> + cnxk_ep_rx_refill(droq);
> +
> + /* Reset the indexes */
> + droq->read_idx = 0;
> + droq->write_idx = 0;
> + droq->refill_idx = 0;
> + droq->refill_count = 0;
> + droq->last_pkt_count = 0;
> + droq->pkts_pending = 0;
> +}
> diff --git a/drivers/net/octeon_ep/cnxk_ep_vf.c b/drivers/net/octeon_ep/cnxk_ep_vf.c
> index ca84cac962..a1d9f65f38 100644
> --- a/drivers/net/octeon_ep/cnxk_ep_vf.c
> +++ b/drivers/net/octeon_ep/cnxk_ep_vf.c
> @@ -138,6 +138,18 @@ cnxk_ep_vf_setup_iq_regs(struct otx_ep_device *otx_ep, uint32_t iq_no)
> return -EIO;
> }
>
> + /* Clear the IQ doorbell */
> + loop = OTX_EP_BUSY_LOOP_COUNT;
> + while ((rte_read64(iq->doorbell_reg) != 0ull) && loop--) {
> + rte_write32(OTX_EP_CLEAR_INSTR_DBELL, iq->doorbell_reg);
> + rte_delay_ms(1);
> + }
> +
> + if (loop < 0) {
> + otx_ep_err("INSTR DBELL is not zero");
> + return -EIO;
> + }
> +
> /* IN INTR_THRESHOLD is set to max(FFFFFFFF) which disable the IN INTR
> * to raise
> */
> @@ -237,8 +249,8 @@ cnxk_ep_vf_setup_oq_regs(struct otx_ep_device *otx_ep, uint32_t oq_no)
> droq->pkts_sent_ism =
> (uint32_t __rte_atomic *)((uint8_t *)otx_ep->ism_buffer_mz->addr
> + CNXK_EP_OQ_ISM_OFFSET(oq_no));
> - otx_ep_err("SDP_R[%d] OQ ISM virt: %p dma: 0x%" PRIX64,
> - oq_no, (void *)(uintptr_t)droq->pkts_sent_ism, ism_addr);
> + otx_ep_dbg("SDP_R[%d] OQ ISM virt: %p dma: 0x%" PRIX64, oq_no,
> + (void *)(uintptr_t)droq->pkts_sent_ism, ism_addr);
> *droq->pkts_sent_ism = 0;
> droq->pkts_sent_prev = 0;
>
> @@ -266,24 +278,8 @@ cnxk_ep_vf_setup_oq_regs(struct otx_ep_device *otx_ep, uint32_t oq_no)
> static int
> cnxk_ep_vf_enable_iq(struct otx_ep_device *otx_ep, uint32_t q_no)
> {
> - int loop = OTX_EP_BUSY_LOOP_COUNT;
> uint64_t reg_val = 0ull;
>
> - /* Resetting doorbells during IQ enabling also to handle abrupt
> - * guest reboot. IQ reset does not clear the doorbells.
> - */
> - oct_ep_write64(0xFFFFFFFF, otx_ep->hw_addr + CNXK_EP_R_IN_INSTR_DBELL(q_no));
> -
> - while (((oct_ep_read64(otx_ep->hw_addr +
> - CNXK_EP_R_IN_INSTR_DBELL(q_no))) != 0ull) && loop--) {
> - rte_delay_ms(1);
> - }
> -
> - if (loop < 0) {
> - otx_ep_err("INSTR DBELL not coming back to 0");
> - return -EIO;
> - }
> -
> reg_val = oct_ep_read64(otx_ep->hw_addr + CNXK_EP_R_IN_ENABLE(q_no));
> reg_val |= 0x1ull;
>
> diff --git a/drivers/net/octeon_ep/otx2_ep_vf.c b/drivers/net/octeon_ep/otx2_ep_vf.c
> index a482f4266e..00f723a5a8 100644
> --- a/drivers/net/octeon_ep/otx2_ep_vf.c
> +++ b/drivers/net/octeon_ep/otx2_ep_vf.c
> @@ -287,6 +287,18 @@ otx2_vf_setup_iq_regs(struct otx_ep_device *otx_ep, uint32_t iq_no)
> return -EIO;
> }
>
> + /* Clear the IQ doorbell */
> + loop = OTX_EP_BUSY_LOOP_COUNT;
> + while ((rte_read64(iq->doorbell_reg) != 0ull) && loop--) {
> + rte_write32(OTX_EP_CLEAR_INSTR_DBELL, iq->doorbell_reg);
> + rte_delay_ms(1);
> + }
> +
> + if (loop < 0) {
> + otx_ep_err("INSTR DBELL is not zero");
> + return -EIO;
> + }
> +
> /* IN INTR_THRESHOLD is set to max(FFFFFFFF) which disable the IN INTR
> * to raise
> */
> @@ -388,7 +400,7 @@ otx2_vf_setup_oq_regs(struct otx_ep_device *otx_ep, uint32_t oq_no)
> droq->pkts_sent_ism =
> (uint32_t __rte_atomic *)((uint8_t *)otx_ep->ism_buffer_mz->addr
> + OTX2_EP_OQ_ISM_OFFSET(oq_no));
> - otx_ep_err("SDP_R[%d] OQ ISM virt: %p, dma: 0x%x", oq_no,
> + otx_ep_dbg("SDP_R[%d] OQ ISM virt: %p, dma: 0x%x", oq_no,
> (void *)(uintptr_t)droq->pkts_sent_ism,
> (unsigned int)ism_addr);
> *droq->pkts_sent_ism = 0;
> @@ -411,24 +423,8 @@ otx2_vf_setup_oq_regs(struct otx_ep_device *otx_ep, uint32_t oq_no)
> static int
> otx2_vf_enable_iq(struct otx_ep_device *otx_ep, uint32_t q_no)
> {
> - int loop = SDP_VF_BUSY_LOOP_COUNT;
> uint64_t reg_val = 0ull;
>
> - /* Resetting doorbells during IQ enabling also to handle abrupt
> - * guest reboot. IQ reset does not clear the doorbells.
> - */
> - oct_ep_write64(0xFFFFFFFF, otx_ep->hw_addr + SDP_VF_R_IN_INSTR_DBELL(q_no));
> -
> - while (((oct_ep_read64(otx_ep->hw_addr +
> - SDP_VF_R_IN_INSTR_DBELL(q_no))) != 0ull) && loop--) {
> - rte_delay_ms(1);
> - }
> -
> - if (loop < 0) {
> - otx_ep_err("INSTR DBELL not coming back to 0");
> - return -EIO;
> - }
> -
> reg_val = oct_ep_read64(otx_ep->hw_addr + SDP_VF_R_IN_ENABLE(q_no));
> reg_val |= 0x1ull;
>
> diff --git a/drivers/net/octeon_ep/otx_ep_common.h b/drivers/net/octeon_ep/otx_ep_common.h
> index 122926cd40..53de8b18d6 100644
> --- a/drivers/net/octeon_ep/otx_ep_common.h
> +++ b/drivers/net/octeon_ep/otx_ep_common.h
> @@ -589,6 +589,7 @@ int otx_ep_delete_oqs(struct otx_ep_device *otx_ep, uint32_t oq_no);
> #define OTX_EP_CLEAR_ISIZE_BSIZE 0x7FFFFFULL
> #define OTX_EP_CLEAR_OUT_INT_LVLS 0x3FFFFFFFFFFFFFULL
> #define OTX_EP_CLEAR_IN_INT_LVLS 0xFFFFFFFF
> +#define OTX_EP_CLEAR_INSTR_DBELL 0xFFFFFFFF
> #define OTX_EP_CLEAR_SDP_IN_INT_LVLS 0x3FFFFFFFFFFFFFUL
> #define OTX_EP_DROQ_BUFSZ_MASK 0xFFFF
> #define OTX_EP_CLEAR_SLIST_DBELL 0xFFFFFFFF
> diff --git a/drivers/net/octeon_ep/otx_ep_ethdev.c b/drivers/net/octeon_ep/otx_ep_ethdev.c
> index 10f2f8a2e0..cd8e4bad3b 100644
> --- a/drivers/net/octeon_ep/otx_ep_ethdev.c
> +++ b/drivers/net/octeon_ep/otx_ep_ethdev.c
> @@ -232,6 +232,12 @@ otx_ep_dev_start(struct rte_eth_dev *eth_dev)
> int ret;
>
> otx_epvf = (struct otx_ep_device *)OTX_EP_DEV(eth_dev);
> +
> + for (q = 0; q < otx_epvf->nb_rx_queues; q++) {
> + cnxk_ep_drain_rx_pkts(otx_epvf->droq[q]);
> + otx_epvf->fn_list.setup_oq_regs(otx_epvf, q);
> + }
> +
> /* Enable IQ/OQ for this device */
> ret = otx_epvf->fn_list.enable_io_queues(otx_epvf);
> if (ret) {
> diff --git a/drivers/net/octeon_ep/otx_ep_rxtx.h b/drivers/net/octeon_ep/otx_ep_rxtx.h
> index 6b3abe21b1..384e4fb412 100644
> --- a/drivers/net/octeon_ep/otx_ep_rxtx.h
> +++ b/drivers/net/octeon_ep/otx_ep_rxtx.h
> @@ -32,6 +32,9 @@ otx_ep_incr_index(uint32_t index, uint32_t count, uint32_t max)
> return ((index + count) & (max - 1));
> }
>
> +void
> +cnxk_ep_drain_rx_pkts(void *rx_queue);
> +
> uint16_t
> otx_ep_xmit_pkts(void *tx_queue, struct rte_mbuf **pkts, uint16_t nb_pkts);
>
> --
> 2.34.1
>
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2025-09-22 5:53 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2025-07-14 5:58 [PATCH v0 1/1] net/octeon_ep: fix device start routine Vamsi Krishna
2025-09-22 5:53 ` Jerin Jacob
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).