From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id AA8A248A5B for ; Sat, 1 Nov 2025 13:53:41 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 67B3E4042E; Sat, 1 Nov 2025 13:53:41 +0100 (CET) Received: from BYAPR05CU005.outbound.protection.outlook.com (mail-westusazon11010062.outbound.protection.outlook.com [52.101.85.62]) by mails.dpdk.org (Postfix) with ESMTP id BAE8E4042E; Sat, 1 Nov 2025 13:53:39 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=GU+KHPa3BsVrPZgPegmJARnvY/h3m6xHNP804KSWTN2OQ11WRd3DhEPPgnJKrHg792LPjZ6TZGsiXvWZ9GefFSMlCATPVyMWVcPp1rLWPbKSQXleyjscsQvNo/syviBuFdSFO4p9o09qr69hfyMe5B7xfWc2Fjjfee/B41j2SzzFUBZRhOYrZnrWmwvXopSYl9qJ7oP68dD9lDsaWMh3Aj1k8hMxiTAMKLgIU+RrpMi0KTPXa7ND2lSVXwKTEvfIg4496qOPwvhdrbFoH5/HFcflDop1s3Nm0NDLFO/LXTNI6cnhC6O7tv5aod2u/Ra4+ei67igLZ5MbarPnVtEAvA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Zlt5eI5Uvsyi32nI8pf+3ytjLCOVlGEm4kx/35Gtfuw=; b=tHZd2pdL/sxBrCn6dNwXtKQz+IfO9hr7chShd5YZlDSyXQ6ZURmeXflsvKKnx79IhocXrYOaqLxSIAdg75dkQ+g4MzZd8ddMwwAS/8zjaMrQwkZZc/GklBkP4eSzzDhpf6SxvpCBEcfj3DppUtTI9tvaMI6vX/gikHfeCnIbxH4v/edHLwBIBdPJBtQC/Rvcqlzjr2wLQsq5w8HGcManHGWYvH5Yjnej3xDKeznY4tXbD6aQKxzN094Sab0cLRAWjQevNYEtFpfS2pZ1ai3LI48F/213zKLXBuqoYjVOJBm1GPjeM+nd9UjhIN/B3piOwoJ7SYALRHJMq9n/5w0skw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Zlt5eI5Uvsyi32nI8pf+3ytjLCOVlGEm4kx/35Gtfuw=; b=HWUozDr7CS2kOESAZhknV6QRRw0BchW+9lqFgrABOVvwS63TovRR+eETCE6FJbWi5/hpm3BSXPGgOMa9arFSz1oRculTm2Etpk5N7ij7By7XB5gveUW4awpM/RoVUpvPZEWMWduFEl0yxY8U/qgXLh+C8R6qUP0rAPyuF+g5+zo= Received: from CH3PR12MB8233.namprd12.prod.outlook.com (2603:10b6:610:129::15) by DM6PR12MB4339.namprd12.prod.outlook.com (2603:10b6:5:2af::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9275.15; Sat, 1 Nov 2025 12:53:37 +0000 Received: from CH3PR12MB8233.namprd12.prod.outlook.com ([fe80::278f:5cc5:549c:3515]) by CH3PR12MB8233.namprd12.prod.outlook.com ([fe80::278f:5cc5:549c:3515%7]) with mapi id 15.20.9275.013; Sat, 1 Nov 2025 12:53:36 +0000 From: "Tummala, Sivaprasad" To: fengchengwen , Pavan Nikhilesh Bhagavatula , "david.hunt@intel.com" , "anatoly.burakov@intel.com" , Jerin Jacob , "radu.nicolau@intel.com" , Akhil Goyal , "cristian.dumitrescu@intel.com" , "Yigit, Ferruh" , "konstantin.ananyev@huawei.com" , "mb@smartsharesystems.com" CC: "dev@dpdk.org" , "haijie1@huawei.com" , "stable@dpdk.org" , "Ande, Venkat Kumar" , Dengdui Huang Subject: Re: [EXTERNAL] [PATCH v2] examples/l3fwd: adjust Tx burst size based on Rx burst Thread-Topic: [EXTERNAL] [PATCH v2] examples/l3fwd: adjust Tx burst size based on Rx burst Thread-Index: AQHb2SU+tA7kPVaC/EGjX4/NwXYycbP8deoAgL1hK5mAIwU+AIABzjlP Date: Sat, 1 Nov 2025 12:53:36 +0000 Message-ID: References: <20250212045416.2393001-1-sivaprasad.tummala@amd.com> <20250609095827.4174387-1-sivaprasad.tummala@amd.com> <81d70c4e-aa4b-482e-a708-be477ed22f5b@huawei.com> In-Reply-To: <81d70c4e-aa4b-482e-a708-be477ed22f5b@huawei.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: msip_labels: MSIP_Label_dce362fe-1558-4fb5-9f64-8a6240d76441_Enabled=True; MSIP_Label_dce362fe-1558-4fb5-9f64-8a6240d76441_SiteId=3dd8961f-e488-4e60-8e11-a82d994e183d; MSIP_Label_dce362fe-1558-4fb5-9f64-8a6240d76441_SetDate=2025-11-01T12:53:36.309Z; MSIP_Label_dce362fe-1558-4fb5-9f64-8a6240d76441_Name=AMD Internal Distribution Only; MSIP_Label_dce362fe-1558-4fb5-9f64-8a6240d76441_ContentBits=1; MSIP_Label_dce362fe-1558-4fb5-9f64-8a6240d76441_Method=Standard; authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=amd.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: CH3PR12MB8233:EE_|DM6PR12MB4339:EE_ x-ms-office365-filtering-correlation-id: 246af2b1-90ca-432d-68a3-08de1945ac46 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; ARA:13230040|7416014|376014|1800799024|366016|38070700021|7053199007|13003099007|8096899003|921020; x-microsoft-antispam-message-info: =?iso-8859-1?Q?nr9e7zROIASfg0cCIIICQU8z+zz3WXueqqGHfB5txjltqlFx6fP2sJjMeL?= =?iso-8859-1?Q?h3unx91upbAWycmrrUrUWkLYe9lUEp/pgiCkQBf2Da7U6dn1P26ZU5zaNh?= =?iso-8859-1?Q?kczl0A2Fv4Hgn4njv1i8x3PWPOByNWGfB+7hGA+IIJ1jlYueaVuYxZNoG2?= =?iso-8859-1?Q?OQQOVGfpnhBL1ADND67Id1HV4RkzSVOXnQswmjOLqe/LAxQ+SJcowfI8Ox?= =?iso-8859-1?Q?0CjpjscaVGiKRXtSzmTXDOhRRbMhU1VbMcfFrv49Yi5P0rrzrCU7JbUdYc?= =?iso-8859-1?Q?dUOncqpoLeopdTuU/BDTuFj9Aid41z/IYKtAzJfjWRqT3eZ03iApo5maZU?= =?iso-8859-1?Q?2KvdidrIZW97MLaWvHzxnm+NMh+yWLr/tGFNAbu5Pb0chWLUYb+kR6bD17?= =?iso-8859-1?Q?AcqfOOsWiQVyvemWiYLkHyAkpXyuYuAOos/PnsMuF34ZMQef6t8LKjsukl?= =?iso-8859-1?Q?Yt/lCU1DCrKqZi7+AVFSs3aoKBjtG1SrFobGaSKsMvxcucRU5nq6QHLVw/?= =?iso-8859-1?Q?Z0DjwyfsUxMklET2cKL/Od20H/JXbhbr4imX0WWrtFTyX+0BoQg7irBswe?= =?iso-8859-1?Q?0BzApLHvDN423QolsXJputiL4CjxzZQFFCNNpQtKP3zG2HYEUJ6GTHG3KN?= =?iso-8859-1?Q?MsD6ftjcrieJWC+klwzEzPXhPc+F/UOKnWWwJnWnFiC/+LLvk+ifZhr+YL?= =?iso-8859-1?Q?fmsVg1q4DeJdsfC3EoiU8qtfvrGdXA+zUkBmAgP2wRrN2iE/BhGrTbR+qC?= =?iso-8859-1?Q?XnkN8oVRdWubpV0aLNiXD/TpRoSBP9U/qJmVdbJcJiXLYxYUzrefBE207R?= =?iso-8859-1?Q?BxZr4sjVzunrqDSvzEHvYVEjodNqIACItAIeoE+zD2WHPsVAeIhHO9IqdH?= =?iso-8859-1?Q?9DIQstiebJSo+XWlWNgx+PnyjThiEgojWus0o93NNoV7Sx7rX28/RegDPl?= =?iso-8859-1?Q?fAZRte3DtaMOCBfoFkJb4Tm0v4Dlyhvubo6MZAVKCzphZ0kB6xuerM4zPu?= =?iso-8859-1?Q?Rg4iHCJaD7HOG8PUjqpLuR4M5W5MQgwYctyXJhYbqrIAfAHAl6BFZUrMCY?= =?iso-8859-1?Q?I/bJlb5FNL0nDc7HVYZZtl/UFRgFS2WReGyE53ZLolx5hqa6G1lO3UEKQo?= =?iso-8859-1?Q?0SNCQAqo3KbK3ianD8yuXDg6cizco3RZvpeouLhtxJyu2FltK/K+09ULvn?= =?iso-8859-1?Q?DVS9Nu/MjpGkM0Fs4gyKyvS1J6tFUPiSQBKDQrfFz98CRhz/Nd950degI+?= =?iso-8859-1?Q?tVzkzEqGL69VyT1On6+98GxMNmkZRUojFlx4maqmrUWCErE+cLJJYPlGHu?= =?iso-8859-1?Q?TxP2jmBwAriz1oJb6shlCmGBnI2cPxhdwvLZLkIh2IO5j9Gah3DOSpS1fj?= =?iso-8859-1?Q?gN+8YAJQo02rjONUsx4AfMgJq5R6BupLtMtJBq5Ej5LloEA2XegKPSOnDB?= =?iso-8859-1?Q?GQlD+DRwvQQ2ET7t7H5iBvi7ceo6CCnhw+AArt44j5D2Zl4oHx1yA7kO3E?= =?iso-8859-1?Q?arsJNLFxro6q3HGLLZzUZd9hZQXALJyRH1dqtYIgAl34PQYIwjSfTXm6f+?= =?iso-8859-1?Q?1hkw95h4TtK8aZ8wjGnU3Rqk0hgflbTuggEFtIlneBZQKXufCQ=3D=3D?= x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CH3PR12MB8233.namprd12.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(7416014)(376014)(1800799024)(366016)(38070700021)(7053199007)(13003099007)(8096899003)(921020); DIR:OUT; SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?iso-8859-1?Q?m9Tcxk8uibXKq3VDGAIV3eX9KFoJfAgHbCiWKJoLMTwlrg1Vl6vjoOF0Pz?= =?iso-8859-1?Q?uPCuX73+zpv4Ti/aSF1JjFNqHRh60zULTs0BXkA7WblmqNDHHH3g0CTk2G?= =?iso-8859-1?Q?cnipsafiHAxOCdhigMaVupYA/qzDwwunQ8O+j66bYpIm1zK9xI1OW3ZwPA?= =?iso-8859-1?Q?SdBd2gnJmHd6jb/vcFM1ftmX0SBOWsA1tiwSuRQmdREg52nb3M7NC1iGRf?= =?iso-8859-1?Q?b56lW40hQK3b23/KmWMPh6bRSjhHe5FlMpl7EZBtDZFs3StRNNFiOtk0H5?= =?iso-8859-1?Q?V+/gf+7ERhLHplbzarWIWFJTfHge2CQMtNRgV3qJVIAFSH3iyNk2fdX2Br?= =?iso-8859-1?Q?YHKTDjnqfdbozrx9VuA/nvwhkiFZtWU4qRCdjWl58OFainLlCn/jmPyomW?= =?iso-8859-1?Q?ZG3OQwPMJOba7+e+ZUXEWEc0YTdlJqiKP69pPG9jGFy+3AXBrPfK3vy/1w?= =?iso-8859-1?Q?GpJMYkbW0/74RVLj4EzA7ZAXcmTZDEm9jslGNCGdxWc0gAtMi436FXgEfN?= =?iso-8859-1?Q?b2BrwwFmMPAAgbanV3L1nBir03pNfxQDv8CkTL4EoYbhxHTmpKNy/9RVFw?= =?iso-8859-1?Q?DPlAOI5cGy6lVK8GYPbktMULmRmH2Gee+GeXQ5gKnUJINSpN78sFiN73rO?= =?iso-8859-1?Q?06AIIL9je9yYn4Ec3vAt999LjFHxM4MslqpnYcBkx/SzTKtfcFgQSL+ut6?= =?iso-8859-1?Q?p7IzMsxtsOuXlLWKWgDtSvtR2VQ2Y6YMbQAB+X5yYZLbc0nbYTjuNTYlga?= =?iso-8859-1?Q?i47yq8kMDaKstUeiIhpnuR/8PSrdFOgX3/NDYkjjrPCEG55U39HQ7BuVmX?= =?iso-8859-1?Q?B/NDkzGRaWDQ9b5U/9SAp1gAJivsmIeFSFynKSBgB2ORdEqcpuyudCQ4eq?= =?iso-8859-1?Q?LZBALHpF3fYoBFnhhtLJ9lmWUE6LogcWVY63tHK92nuxaozBgnZSvv9y2Z?= =?iso-8859-1?Q?zpwouEgxsn1tO6TJJM2WmYsp/uQcoinGV8rTSCy8Nin5aJ5+Y+AcGubHtn?= =?iso-8859-1?Q?rqsC6SBXGsTo6pscWiQOtg1Owu5bzFX1MEKvHVVGdy/d7QzYj48DB/LrjZ?= =?iso-8859-1?Q?1MdZTVoxHDVUcLw6v0HsVEbQ4fg5Pp9Vmiws1RINvsHyBSG+XbR88a3MCQ?= =?iso-8859-1?Q?wUM2BKr9sshjnN9B4bg7HwLzSZyBJQ2FkW8deHEpDkpmU5xL0l65sx/eZF?= =?iso-8859-1?Q?b6YrrSbpaBm9k0HIniC+pkN23lj+FfpUWa9o8txZ9puozyUrq+yqS3dBhP?= =?iso-8859-1?Q?Usfnjlej3FbTtjW43dDMes+mb5CQn0L0iWJjx5VvzoFQE/ABhSH1B2pJ6q?= =?iso-8859-1?Q?Z9+D2/KHKEwTIoWWJTAS9yDjw+7FT7bIUmhHCntEB2DP5FIxrHTLdIr/qn?= =?iso-8859-1?Q?N62XRO7FX5SdI51x8/SypjRSar3LXaK5EULhCS7ssSBb6cmJVID0wuFD7R?= =?iso-8859-1?Q?dHCzWzO+LkxsimH89ypVmp+tiQ2fcCKjYB8yIfM4Rat0pbZAIZ7vsQtilk?= =?iso-8859-1?Q?JvKhF3B5V/jD5cfK9179ml6ujb1AYCvchIdUTIw9kHn4atECVOrCTrlVtO?= =?iso-8859-1?Q?clu63uSwSBLqWWoooYAGwltiFoDwM5Go1IYVQCfV9h+Q9Y59wpmdDIY3kt?= =?iso-8859-1?Q?8d9/K2nzdeB/s=3D?= Content-Type: multipart/alternative; boundary="_000_CH3PR12MB8233D6BB749461012556FD4986F9ACH3PR12MB8233namp_" MIME-Version: 1.0 X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: CH3PR12MB8233.namprd12.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 246af2b1-90ca-432d-68a3-08de1945ac46 X-MS-Exchange-CrossTenant-originalarrivaltime: 01 Nov 2025 12:53:36.6886 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: gAVhjG9JCF3pjVsIAfK8d+J8K7Lk7jquDWnr6Hajiri7kFqEd2YmZngMbuHV2GqlCwPebqCTw/TpGyThqdVqIQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB4339 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org --_000_CH3PR12MB8233D6BB749461012556FD4986F9ACH3PR12MB8233namp_ Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable [AMD Official Use Only - AMD Internal Distribution Only] Hi Fengchengwen, I will send the v3 patch early next week. Thanks & Regards, Sivaprasad ________________________________ From: fengchengwen Sent: Friday, October 31, 2025 2:48 PM To: Tummala, Sivaprasad ; Pavan Nikhilesh Bhaga= vatula ; david.hunt@intel.com ; anatoly.burakov@intel.com ; Jerin Jacob ; radu.nicolau@intel.com ; Akhil G= oyal ; cristian.dumitrescu@intel.com ; Yigit, Ferruh ; konstantin.ananyev@hua= wei.com ; mb@smartsharesystems.com Cc: dev@dpdk.org ; haijie1@huawei.com ; s= table@dpdk.org ; Ande, Venkat Kumar ; Dengdui Huang Subject: Re: [EXTERNAL] [PATCH v2] examples/l3fwd: adjust Tx burst size bas= ed on Rx burst Caution: This message originated from an External Source. Use proper cautio= n when opening attachments, clicking links, or responding. Hi Sivaprasad, Are you going to send v3 (add log) version? There is another patch about adjust burst size [1], if this patch don't continue, maybe we should restart that one. [1] https://patchwork.dpdk.org/project/dpdk/patch/20241204020622.977156-1-h= aijie1@huawei.com/ Thanks On 10/9/2025 10:32 AM, Tummala, Sivaprasad wrote: > [AMD Official Use Only - AMD Internal Distribution Only] > > Hi Pavan, > > Please find my response inline. > > ________________________________ > From: Pavan Nikhilesh Bhagavatula > Sent: Tuesday, June 10, 2025 7:59 PM > To: Tummala, Sivaprasad ; david.hunt@intel.co= m ; anatoly.burakov@intel.com ; Jerin Jacob ; radu.nicolau@intel.com ; Akhil Goyal ; cristian.dumitrescu@intel.c= om ; Yigit, Ferruh ; k= onstantin.ananyev@huawei.com ; mb@smartshare= systems.com > Cc: dev@dpdk.org ; haijie1@huawei.com ;= stable@dpdk.org ; Ande, Venkat Kumar ; Dengdui Huang > Subject: Re: [EXTERNAL] [PATCH v2] examples/l3fwd: adjust Tx burst size b= ased on Rx burst > > Caution: This message originated from an External Source. Use proper caut= ion when opening attachments, clicking links, or responding. > > >>> Previously, the TX burst size was fixed at 256, leading to performance >>> degradation in certain scenarios. >>> >>> This patch introduces logic to set the TX burst size to match the >>> configured RX burst size (--burst option, default 32, max 512) >>> for better efficiency. >>> >>> Fixes: d5c4897ecfb2 ("examples/l3fwd: add option to set Rx burst size") >>> Cc: haijie1@huawei.com >>> Cc: stable@dpdk.org >>> >>> Signed-off-by: Sivaprasad Tummala >>> Tested-by: Venkat Kumar Ande >>> Tested-by: Dengdui Huang > >> It would be good if the selected burst sizes of Rx and Tx are logged. > ACK > >> On CN10K platform we see upto 5% improvement, and upto 30% improvement o= n CN9K. > >> Tested-by: Pavan Nikhilesh > >> --- >> examples/l3fwd/l3fwd.h | 8 ++------ >> examples/l3fwd/l3fwd_common.h | 11 +++++++---- >> examples/l3fwd/main.c | 2 ++ >> 3 files changed, 11 insertions(+), 10 deletions(-) > > --_000_CH3PR12MB8233D6BB749461012556FD4986F9ACH3PR12MB8233namp_ Content-Type: text/html; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable
[AMD Official Use Only - AMD Internal Distribution Only]

Hi Fengchengwen, 

I will send the v3 patch early next week. 

Thanks & Regards,
Sivaprasad

From: fengchengwen <fengchengwen@huawei.com>
Sent: Friday, October 31, 2025 2:48 PM
To: Tummala, Sivaprasad <Sivaprasad.Tummala@amd.com>; Pav= an Nikhilesh Bhagavatula <pbhagavatula@marvell.com>; david.hunt@intel= .com <david.hunt@intel.com>; anatoly.burakov@intel.com <anatoly.bu= rakov@intel.com>; Jerin Jacob <jerinj@marvell.com>; radu.nicolau@i= ntel.com <radu.nicolau@intel.com>; Akhil Goyal <gakhil@marvell.com>; cr= istian.dumitrescu@intel.com <cristian.dumitrescu@intel.com>; Yigit, F= erruh <Ferruh.Yigit@amd.com>; konstantin.ananyev@huawei.com <konst= antin.ananyev@huawei.com>; mb@smartsharesystems.com <mb@smartsharesys= tems.com>
Cc: dev@dpdk.org <dev@dpdk.org>; haijie1@huawei.com <h= aijie1@huawei.com>; stable@dpdk.org <stable@dpdk.org>; Ande, Venka= t Kumar <VenkatKumar.Ande@amd.com>; Dengdui Huang <huangdengdui@hu= awei.com>
Subject: Re: [EXTERNAL] [PATCH v2] examples/l3fwd: adjust Tx bu= rst size based on Rx burst

Caution: This message originated from an Ex= ternal Source. Use proper caution when opening attachments, clicking links,= or responding.


Hi Sivaprasad,

Are you going to send v3 (add log) version?

There is another patch about adjust burst size [1], if this patch
don't continue, maybe we should restart that one.

[1] https://patchwork.dpdk.org/project/dpdk/patch/20241204020622.977156-1-haiji= e1@huawei.com/

Thanks

On 10/9/2025 10:32 AM, Tummala, Sivaprasad wrote:
> [AMD Official Use Only - AMD Internal Distribution Only]
>
> Hi Pavan,
>
> Please find my response inline.
>
> ________________________________
> From: Pavan Nikhilesh Bhagavatula <pbhagavatula@marvell.com>
> Sent: Tuesday, June 10, 2025 7:59 PM
> To: Tummala, Sivaprasad <Sivaprasad.Tummala@amd.com>; david.hunt= @intel.com <david.hunt@intel.com>; anatoly.burakov@intel.com <anat= oly.burakov@intel.com>; Jerin Jacob <jerinj@marvell.com>; radu.nic= olau@intel.com <radu.nicolau@intel.com>; Akhil Goyal <gakhil@marve= ll.com>; cristian.dumitrescu@intel.com <cristian.dumitrescu@intel.com>; Yigit= , Ferruh <Ferruh.Yigit@amd.com>; konstantin.ananyev@huawei.com <ko= nstantin.ananyev@huawei.com>; mb@smartsharesystems.com <mb@smartshare= systems.com>
> Cc: dev@dpdk.org <dev@dpdk.org>; haijie1@huawei.com <haijie1@= huawei.com>; stable@dpdk.org <stable@dpdk.org>; Ande, Venkat Kumar= <VenkatKumar.Ande@amd.com>; Dengdui Huang <huangdengdui@huawei.co= m>
> Subject: Re: [EXTERNAL] [PATCH v2] examples/l3fwd: adjust Tx burst siz= e based on Rx burst
>
> Caution: This message originated from an External Source. Use proper c= aution when opening attachments, clicking links, or responding.
>
>
>>> Previously, the TX burst size was fixed at 256, leading to per= formance
>>> degradation in certain scenarios.
>>>
>>> This patch introduces logic to set the TX burst size to match = the
>>> configured RX burst size (--burst option, default 32, max 512)=
>>> for better efficiency.
>>>
>>> Fixes: d5c4897ecfb2 ("examples/l3fwd: add option to set R= x burst size")
>>> Cc: haijie1@huawei.com
>>> Cc: stable@dpdk.org
>>>
>>> Signed-off-by: Sivaprasad Tummala <sivaprasad.tummala@amd.c= om>
>>> Tested-by: Venkat Kumar Ande <VenkatKumar.Ande@amd.com><= br> >>> Tested-by: Dengdui Huang <huangdengdui@huawei.com>
>
>> It would be good if the selected burst sizes of Rx and Tx are logg= ed.
> ACK
>
>> On CN10K platform we see upto 5% improvement, and upto 30% improve= ment on CN9K.
>
>> Tested-by: Pavan Nikhilesh <pbhagavatula@marvell.com>
>
>> ---
>> examples/l3fwd/l3fwd.h        |=   8 ++------
>> examples/l3fwd/l3fwd_common.h | 11 +++++++----
>> examples/l3fwd/main.c       &nb= sp; |  2 ++
>> 3 files changed, 11 insertions(+), 10 deletions(-)
>
>

--_000_CH3PR12MB8233D6BB749461012556FD4986F9ACH3PR12MB8233namp_--