From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from dpdk.org (dpdk.org [92.243.14.124]) by inbox.dpdk.org (Postfix) with ESMTP id 396A6A00C4 for ; Thu, 4 Jun 2020 19:13:14 +0200 (CEST) Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 2E6381D5CB; Thu, 4 Jun 2020 19:13:13 +0200 (CEST) Received: from mga09.intel.com (mga09.intel.com [134.134.136.24]) by dpdk.org (Postfix) with ESMTP id D031B1D5CB for ; Thu, 4 Jun 2020 19:13:11 +0200 (CEST) IronPort-SDR: tbFvX0WxZnLVk6BtkTag2ZkWTvu5W7j9iOSgCaBmrp7MTWsYgd3Pi8C9Va/tQS2SMlw3I/EbFB xiWTQ8qZGBoQ== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 04 Jun 2020 10:13:08 -0700 IronPort-SDR: IWyuIeTyQC0YeSTmAj5eRNzwaZewSGat7wbIjXlO9E0IKjwK2hv68L25OhM6atOfFwNJSMcnnp AZh+iXPo1/Xw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.73,472,1583222400"; d="scan'208";a="471602182" Received: from orsmsx108.amr.corp.intel.com ([10.22.240.6]) by fmsmga005.fm.intel.com with ESMTP; 04 Jun 2020 10:13:08 -0700 Received: from ORSEDG002.ED.cps.intel.com (10.7.248.5) by ORSMSX108.amr.corp.intel.com (10.22.240.6) with Microsoft SMTP Server (TLS) id 14.3.439.0; Thu, 4 Jun 2020 10:13:07 -0700 Received: from NAM10-MW2-obe.outbound.protection.outlook.com (104.47.55.102) by edgegateway.intel.com (134.134.137.101) with Microsoft SMTP Server (TLS) id 14.3.439.0; Thu, 4 Jun 2020 10:13:08 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Q676H7uyflZBvyf4B0Cq9fAfjzY/NpQAgU9g4TIi5XM83JlTU3OBM45zQs0Gt9pK6t1l3FBg3dAYIQX8HCrRbz4ZpoLeP9+n1/KYZ6mGkPL5qxYeaEzt6y0vc2wXQWr7w9Avy/XPE/QZWJxv7xzyGoM/5G05knoaWWtW0jjGNvfzlhKKAiiRORKLBJf3sTk7+Fghfe8/+B7yVDkPoJkUKXB6bPrKB3bd0Maqip05FlLvJu17/ou8VNX3sfkD7DdR8KxXvFmYDCRVwlCZV0ZUenr7PkyuRrGWptW4ZbOdcOHiJfW9fSU7cMSU8Yz05NRkvULhMq6AQtrh4E0zzeTY5w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=TOOjbSiz1PyJ0cwBvLo3YqB/onlQUMSHeu43jcOzKyk=; b=bm4aTbO9OYkZGxkd4i7hpF2rzxBo1UNrI1FP9OaoEFw6t0Ryg2U66jmZJM1DeU4T15MeXh0ob0F6tI0o0TFGoqQE84EK/Mq5wucA/HcdW5LvbIuQ+dw+qlNOOUbiP3f2ZoIAyvYbaCBSR8GjNCszRJhF4lb/kL+i8CGQH96pDg65wLPYQ9qCLSYQoNJC6DQhCDco12bM5BT+3Rd9oKHM0lD/yu9hBl4Ox818OiVWIURXIbq8IQKPCTrFVfTSvXvCWVw0LzBAsiD1BxlAsqBrHVgbzuaxjnSVBSMsCn8wA6Wm23T4aVWvD9M/bQ6vvCNSvUxEBrOQ6gaQ7XllVohldQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=TOOjbSiz1PyJ0cwBvLo3YqB/onlQUMSHeu43jcOzKyk=; b=XqToNWE27oldA/OTyuQNxpFf439DP5iFpdsnYL55Hd7nN1YWab+M6kTLqWfGzDXbeBoz5cAADkgFXriTvQsfd2RSogUGzfVtiMcsw9TMNHKWEvG0EQcYCwYDYD+YV4XOIaCVnrT55ZBdpJZ6lCh6ntK1VHS47ROX8wDKdHrmgDo= Received: from SN6PR11MB2880.namprd11.prod.outlook.com (2603:10b6:805:58::15) by SN6PR11MB2928.namprd11.prod.outlook.com (2603:10b6:805:d8::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3066.18; Thu, 4 Jun 2020 17:13:07 +0000 Received: from SN6PR11MB2880.namprd11.prod.outlook.com ([fe80::c4ff:6258:78f7:ff90]) by SN6PR11MB2880.namprd11.prod.outlook.com ([fe80::c4ff:6258:78f7:ff90%5]) with mapi id 15.20.3066.019; Thu, 4 Jun 2020 17:13:06 +0000 From: "Trahe, Fiona" To: "luca.boccassi@gmail.com" , "Dybkowski, AdamX" CC: dpdk stable , "Trahe, Fiona" Thread-Topic: patch 'common/qat: fix GEN3 marketing name' has been queued to stable release 19.11.3 Thread-Index: AQHWLd2TUOivxmI0yk+Q1psfvtanYqjIyZ5w Date: Thu, 4 Jun 2020 17:13:06 +0000 Message-ID: References: <20200519125804.104349-1-luca.boccassi@gmail.com> <20200519125804.104349-61-luca.boccassi@gmail.com> In-Reply-To: <20200519125804.104349-61-luca.boccassi@gmail.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-reaction: no-action dlp-version: 11.2.0.6 authentication-results: gmail.com; dkim=none (message not signed) header.d=none;gmail.com; dmarc=none action=none header.from=intel.com; x-originating-ip: [192.198.151.184] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: b69fa029-3770-4d47-b845-08d808aa8ca4 x-ms-traffictypediagnostic: SN6PR11MB2928: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:10000; x-forefront-prvs: 04244E0DC5 x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: yzqAv4831y8XDk5RDye6Gn2cRC92IZ/ptt1Id5t50LzuPXzHHVWy1haJrnGXv7gGBC5EW3X0psim4w15cJiUWnnK/O/HBPQ8zh1nSs6Wu81lOzhwLTbCJFutQyP3YcDdsv+eN0RizqfFikGl405c2qxoFtOuiQES3yjKV9w4P0KE09CXRqRG2YLZgYCzm95MS92FV2jTEvAfxDmz3mP4MwMCred8XB5JiaxehpsEPwU+rlRj06xGagJdhvnsUP5cGYXoEcU6/mdxLEpe4Li+axf2deEo/RvFftfYgoHhQwFa/1Yy9z/x/8IgKYz11PnHjA3G2y/vsYVeBajWds/LBc+VtAMizY5GEKnRmMNGzZEyldyXkJLAHQroht9xLfaGZWciJ9Um4yr2kf7ichwAeQ== x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:SN6PR11MB2880.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFTY:; SFS:(39860400002)(366004)(396003)(376002)(136003)(346002)(5660300002)(83380400001)(316002)(8676002)(86362001)(6506007)(33656002)(110136005)(53546011)(54906003)(107886003)(71200400001)(4326008)(7696005)(66556008)(478600001)(66446008)(966005)(8936002)(52536014)(64756008)(6636002)(2906002)(26005)(186003)(66476007)(9686003)(55016002)(66946007)(76116006); DIR:OUT; SFP:1102; x-ms-exchange-antispam-messagedata: u19d1hlSggsXR4kXtm7Hu/5aSkxLn8IRZ6UtM3zq3GrK3Hf37Kw8S5eT+/Yw+V8X460Um0GEnfHfr3I0uTqR90dbhpLrknmLL7wgRnZMnhs+Sn5offXwMdye8u/SjglQXZJIZp06ucRlmkaVKt2MlrzYy7LBKVXRCE1y22P3Vm9rmEaFYemwriWFJyS/BgIoa9DIx/I/34rV36HZgp3sqQPozm2NPDS2QtEN+GmqXWNzRWpUqkFRDIQZ7BU50LTZ99NkQXA9np+4a9r3ml6UDVOunsIp/cXuIWFXZ737Pbz/517sbL1McdWxCsrCX8JJdDxbjXCujzFEKiONYVmye8nom6XYKCsXFJQzlnkgjLmC/kg45Dsj3BuDHSV+SGzVntMjF3Kspsi/k2RBT0zyE8LqNYnRT8FWaKIToTH0x9+2ZeNhUBWK2RRoIPBgdIKtspKM0YRkIP9xLtoBYBgSw3Tk+zjRD2uhO5JHdeLDiCnF2E/kPsOwBKRVDegHtwqh Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: b69fa029-3770-4d47-b845-08d808aa8ca4 X-MS-Exchange-CrossTenant-originalarrivaltime: 04 Jun 2020 17:13:06.8803 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: 0i/WgkL85PnUK2+4PFefPg/kvuH1Yu2waPsuU7CWquCYv3MMNoPDHo700h4kbqGaX8nT0c9P6Ky5IDd/2eZQ/w== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN6PR11MB2928 X-OriginatorOrg: intel.com Subject: Re: [dpdk-stable] patch 'common/qat: fix GEN3 marketing name' has been queued to stable release 19.11.3 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Sender: "stable" Hi Luca,=20 Sorry about the delay in responding to this - but I just found out that Int= el don't want to do this after all. We need to revert it in 20.08. I can see you already applied it on 19.11.3.rc1, please, can you drop it. Sorry for wasting your time with this. Regards, Fiona > -----Original Message----- > From: luca.boccassi@gmail.com > Sent: Tuesday, May 19, 2020 1:54 PM > To: Dybkowski, AdamX > Cc: Trahe, Fiona ; dpdk stable > Subject: patch 'common/qat: fix GEN3 marketing name' has been queued to s= table release 19.11.3 >=20 > Hi, >=20 > FYI, your patch has been queued to stable release 19.11.3 >=20 > Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. > It will be pushed if I get no objections before 05/21/20. So please > shout if anyone has objections. >=20 > Also note that after the patch there's a diff of the upstream commit vs t= he > patch applied to the branch. This will indicate if there was any rebasing > needed to apply to the stable branch. If there were code changes for reba= sing > (ie: not only metadata diffs), please double check that the rebase was > correctly done. >=20 > Thanks. >=20 > Luca Boccassi >=20 > --- > From 152fadd540a9f72046a0411522c95997636d1d55 Mon Sep 17 00:00:00 2001 > From: Adam Dybkowski > Date: Wed, 4 Mar 2020 14:18:35 +0100 > Subject: [PATCH] common/qat: fix GEN3 marketing name >=20 > [ upstream commit 9cd9d3e702fba4700539c1a2eddac13dd14ecf70 ] >=20 > This patch fixes the marketing name of the QAT GEN3 to P5xxx. > Updates this name mentioned in the compression PMD as well as > in the documentation. >=20 > Fixes: aa983f03ad2e ("crypto/qat: handle Single Pass Crypto Requests on G= EN3") > Fixes: a124830a6f00 ("compress/qat: enable dynamic huffman encoding") > Fixes: 1f5e4053f9b4 ("common/qat: support GEN3 devices") >=20 > Signed-off-by: Adam Dybkowski > Acked-by: Fiona Trahe > --- > doc/guides/cryptodevs/qat.rst | 6 +++--- > doc/guides/rel_notes/release_19_11.rst | 2 +- > drivers/compress/qat/qat_comp_pmd.c | 2 +- > 3 files changed, 5 insertions(+), 5 deletions(-) >=20 > diff --git a/doc/guides/cryptodevs/qat.rst b/doc/guides/cryptodevs/qat.rs= t > index 6197875fe3..5ab80b1c0f 100644 > --- a/doc/guides/cryptodevs/qat.rst > +++ b/doc/guides/cryptodevs/qat.rst > @@ -23,7 +23,7 @@ poll mode crypto driver support for the following hardw= are accelerator devices: > * ``Intel QuickAssist Technology C62x`` > * ``Intel QuickAssist Technology C3xxx`` > * ``Intel QuickAssist Technology D15xx`` > -* ``Intel QuickAssist Technology C4xxx`` > +* ``Intel QuickAssist Technology P5xxx`` >=20 >=20 > Features > @@ -122,7 +122,7 @@ poll mode crypto driver support for the following har= dware accelerator > devices: > * ``Intel QuickAssist Technology C62x`` > * ``Intel QuickAssist Technology C3xxx`` > * ``Intel QuickAssist Technology D15xx`` > -* ``Intel QuickAssist Technology C4xxx`` > +* ``Intel QuickAssist Technology P5xxx`` >=20 > The QAT ASYM PMD has support for: >=20 > @@ -323,7 +323,7 @@ to see the full table) > +-----+-----+-----+-----+----------+---------------+---------------+-= -----------+--------+------+--------+--------+ > | Yes | No | No | 2 | D15xx | p | qat_d15xx | = d15xx | 6f54 | 1 | 6f55 | 16 | > +-----+-----+-----+-----+----------+---------------+---------------+-= -----------+--------+------+--------+--------+ > - | Yes | No | No | 3 | C4xxx | p | qat_c4xxx | = c4xxx | 18a0 | 1 | 18a1 | 128 | > + | Yes | No | No | 3 | P5xxx | p | qat_p5xxx | = p5xxx | 18a0 | 1 | 18a1 | 128 | > +-----+-----+-----+-----+----------+---------------+---------------+-= -----------+--------+------+--------+--------+ >=20 > The first 3 columns indicate the service: > diff --git a/doc/guides/rel_notes/release_19_11.rst b/doc/guides/rel_note= s/release_19_11.rst > index 56f169f7f2..edf103b5f6 100644 > --- a/doc/guides/rel_notes/release_19_11.rst > +++ b/doc/guides/rel_notes/release_19_11.rst > @@ -260,7 +260,7 @@ New Features > * **Enabled Single Pass GCM acceleration on QAT GEN3.** >=20 > Added support for Single Pass GCM, available on QAT GEN3 only (Intel > - QuickAssist Technology C4xxx). It is automatically chosen instead of t= he > + QuickAssist Technology P5xxx). It is automatically chosen instead of t= he > classic 2-pass mode when running on QAT GEN3, significantly improving > the performance of AES GCM operations. >=20 > diff --git a/drivers/compress/qat/qat_comp_pmd.c b/drivers/compress/qat/q= at_comp_pmd.c > index 05b7dfe774..eb3e422b27 100644 > --- a/drivers/compress/qat/qat_comp_pmd.c > +++ b/drivers/compress/qat/qat_comp_pmd.c > @@ -663,7 +663,7 @@ int > qat_comp_dev_create(struct qat_pci_device *qat_pci_dev) > { > if (qat_pci_dev->qat_dev_gen =3D=3D QAT_GEN3) { > - QAT_LOG(ERR, "Compression PMD not supported on QAT c4xxx"); > + QAT_LOG(ERR, "Compression PMD not supported on QAT P5xxx"); > return 0; > } >=20 > -- > 2.20.1 >=20 > --- > Diff of the applied patch vs upstream commit (please double-check if no= n-empty: > --- > --- - 2020-05-19 13:56:21.315333455 +0100 > +++ 0061-common-qat-fix-GEN3-marketing-name.patch 2020-05-19 13:56:18.291= 503115 > +0100 > @@ -1,8 +1,10 @@ > -From 9cd9d3e702fba4700539c1a2eddac13dd14ecf70 Mon Sep 17 00:00:00 2001 > +From 152fadd540a9f72046a0411522c95997636d1d55 Mon Sep 17 00:00:00 2001 > From: Adam Dybkowski > Date: Wed, 4 Mar 2020 14:18:35 +0100 > Subject: [PATCH] common/qat: fix GEN3 marketing name >=20 > +[ upstream commit 9cd9d3e702fba4700539c1a2eddac13dd14ecf70 ] > + > This patch fixes the marketing name of the QAT GEN3 to P5xxx. > Updates this name mentioned in the compression PMD as well as > in the documentation. > @@ -10,7 +12,6 @@ > Fixes: aa983f03ad2e ("crypto/qat: handle Single Pass Crypto Requests on = GEN3") > Fixes: a124830a6f00 ("compress/qat: enable dynamic huffman encoding") > Fixes: 1f5e4053f9b4 ("common/qat: support GEN3 devices") > -Cc: stable@dpdk.org >=20 > Signed-off-by: Adam Dybkowski > Acked-by: Fiona Trahe > @@ -21,7 +22,7 @@ > 3 files changed, 5 insertions(+), 5 deletions(-) >=20 > diff --git a/doc/guides/cryptodevs/qat.rst b/doc/guides/cryptodevs/qat.r= st > -index 06985e3193..1e83ed6267 100644 > +index 6197875fe3..5ab80b1c0f 100644 > --- a/doc/guides/cryptodevs/qat.rst > +++ b/doc/guides/cryptodevs/qat.rst > @@ -23,7 +23,7 @@ poll mode crypto driver support for the following hard= ware accelerator devices: > @@ -33,7 +34,7 @@ >=20 >=20 > Features > -@@ -149,7 +149,7 @@ poll mode crypto driver support for the following ha= rdware accelerator > devices: > +@@ -122,7 +122,7 @@ poll mode crypto driver support for the following ha= rdware accelerator > devices: > * ``Intel QuickAssist Technology C62x`` > * ``Intel QuickAssist Technology C3xxx`` > * ``Intel QuickAssist Technology D15xx`` > @@ -42,7 +43,7 @@ >=20 > The QAT ASYM PMD has support for: >=20 > -@@ -376,7 +376,7 @@ to see the full table) > +@@ -323,7 +323,7 @@ to see the full table) > +-----+-----+-----+-----+----------+---------------+---------------+= ------------+--------+------+--------+-------- > + > | Yes | No | No | 2 | D15xx | p | qat_d15xx |= d15xx | 6f54 | 1 | 6f55 | 16 | > +-----+-----+-----+-----+----------+---------------+---------------+= ------------+--------+------+--------+-------- > + > @@ -52,7 +53,7 @@ >=20 > The first 3 columns indicate the service: > diff --git a/doc/guides/rel_notes/release_19_11.rst b/doc/guides/rel_not= es/release_19_11.rst > -index eb05149f8f..0261d28431 100644 > +index 56f169f7f2..edf103b5f6 100644 > --- a/doc/guides/rel_notes/release_19_11.rst > +++ b/doc/guides/rel_notes/release_19_11.rst > @@ -260,7 +260,7 @@ New Features > @@ -65,12 +66,12 @@ > the performance of AES GCM operations. >=20 > diff --git a/drivers/compress/qat/qat_comp_pmd.c b/drivers/compress/qat/= qat_comp_pmd.c > -index 7d4fdf10c2..9a7ed19d76 100644 > +index 05b7dfe774..eb3e422b27 100644 > --- a/drivers/compress/qat/qat_comp_pmd.c > +++ b/drivers/compress/qat/qat_comp_pmd.c > -@@ -666,7 +666,7 @@ qat_comp_dev_create(struct qat_pci_device *qat_pci_d= ev, > +@@ -663,7 +663,7 @@ int > + qat_comp_dev_create(struct qat_pci_device *qat_pci_dev) > { > - int i =3D 0; > if (qat_pci_dev->qat_dev_gen =3D=3D QAT_GEN3) { > - QAT_LOG(ERR, "Compression PMD not supported on QAT c4xxx"); > + QAT_LOG(ERR, "Compression PMD not supported on QAT P5xxx");