From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by dpdk.org (Postfix, from userid 1017) id 2FC1C5686; Thu, 24 Nov 2016 02:32:55 +0100 (CET) In-Reply-To: <1479921780-9813-3-git-send-email-wenzhuo.lu@intel.com> References: <1479921780-9813-3-git-send-email-wenzhuo.lu@intel.com> To: test-report@dpdk.org Cc: Wenzhuo Lu Message-Id: <20161124013255.2FC1C5686@dpdk.org> Date: Thu, 24 Nov 2016 02:32:55 +0100 (CET) From: checkpatch@dpdk.org Subject: [dpdk-test-report] |WARNING| [PATCH 02/16] e1000/base: increase PHY PLL clock gate timing X-BeenThere: test-report@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: automatic test reports List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 24 Nov 2016 01:32:55 -0000 Test-Label: checkpatch Test-Status: WARNING http://dpdk.org/patch/17210 _coding style issues_ WARNING:TABSTOP: Statements should start on a tabstop #73: FILE: drivers/net/e1000/base/e1000_ich8lan.c:1503: + } total: 0 errors, 1 warnings, 0 checks, 30 lines checked