DPDK usage discussions
 help / color / mirror / Atom feed
From: "Pattan, Reshma" <reshma.pattan@intel.com>
To: "Tummala, Sivaprasad" <Sivaprasad.Tummala@amd.com>,
	"users@dpdk.org" <users@dpdk.org>
Subject: RE: AMD power monitor support
Date: Wed, 29 Nov 2023 13:30:25 +0000	[thread overview]
Message-ID: <BYAPR11MB3366319E7C39715EE38BDD3FFF83A@BYAPR11MB3366.namprd11.prod.outlook.com> (raw)
In-Reply-To: <DM3PR12MB9286D534A17E8C7E2E6EB9C88683A@DM3PR12MB9286.namprd12.prod.outlook.com>

[-- Attachment #1: Type: text/plain, Size: 1743 bytes --]

Hi Siva,

Thanks for the information.  Could you please clarify below


  1.  So should we see C1 increment in below stats.  Or is it CX?
  2.  Are there any specific kernel boot parameter setting we need?  to get into MWAITX.

# cpupower -c 2 monitor

    | Mperf              || Idle_Stats
CPU| C0   | Cx   | Freq  || POLL | C1   | C2

Thanks,
Reshma

From: Tummala, Sivaprasad <Sivaprasad.Tummala@amd.com>
Sent: Wednesday, November 29, 2023 11:19 AM
To: Pattan, Reshma <reshma.pattan@intel.com>; users@dpdk.org
Subject: RE: AMD power monitor support


[AMD Official Use Only - General]

Hi Reshma,

Yes, with pmd-mgmt="monitor" allows AMD power monitor on Genoa.
You can monitor the same using "cpupower -c <n> monitor" tool.

Thanks & Regards,
Sivaprasad

From: Pattan, Reshma <reshma.pattan@intel.com<mailto:reshma.pattan@intel.com>>
Sent: Wednesday, November 29, 2023 4:04 PM
To: Tummala, Sivaprasad <Sivaprasad.Tummala@amd.com<mailto:Sivaprasad.Tummala@amd.com>>; users@dpdk.org<mailto:users@dpdk.org>
Subject: AMD power monitor support

Caution: This message originated from an External Source. Use proper caution when opening attachments, clicking links, or responding.

Hi Sivaprasad,

I am running dpdk l3fwd-power application in "monitor mode" on AMD Genoa using below command.
./dpdk-l3fwd-power -l 1-3 -- -p 0x1 --config="(0,0,2),(0,1,3)" --pmd-mgmt=monitor

Does it allow cores to  use DPDK AMD power monitor support  feature based of mwaitx (https://patchwork.dpdk.org/project/dpdk/patch/20231009140546.862553-3-sivaprasad.tummala@amd.com/)?
If so how do I confirm if the cores are entering implementation dependant C1 State. If any pointers please let me know.

Thanks,
Reshma

[-- Attachment #2: Type: text/html, Size: 10308 bytes --]

  reply	other threads:[~2023-11-29 13:30 UTC|newest]

Thread overview: 4+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-11-29 10:33 Pattan, Reshma
2023-11-29 11:18 ` Tummala, Sivaprasad
2023-11-29 13:30   ` Pattan, Reshma [this message]
2023-11-29 16:46     ` Tummala, Sivaprasad

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=BYAPR11MB3366319E7C39715EE38BDD3FFF83A@BYAPR11MB3366.namprd11.prod.outlook.com \
    --to=reshma.pattan@intel.com \
    --cc=Sivaprasad.Tummala@amd.com \
    --cc=users@dpdk.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).