From: Zhigang Lu <zlu@ezchip.com>
To: <dev@dpdk.org>
Cc: Cyril Chemparathy <cchemparathy@ezchip.com>
Subject: [dpdk-dev] [PATCH v5 02/11] hash: check SSE flags only on x86 builds
Date: Thu, 9 Jul 2015 16:25:11 +0800 [thread overview]
Message-ID: <1436430321-3864-3-git-send-email-zlu@ezchip.com> (raw)
In-Reply-To: <1436430321-3864-1-git-send-email-zlu@ezchip.com>
From: Cyril Chemparathy <cchemparathy@ezchip.com>
This is necessary because the required CPU flags may not be defined on
other architectures.
Signed-off-by: Cyril Chemparathy <cchemparathy@ezchip.com>
Signed-off-by: Zhigang Lu <zlu@ezchip.com>
Acked-by: Bruce Richardson <bruce.richardson@intel.com>
---
lib/librte_hash/rte_hash_crc.h | 2 ++
1 file changed, 2 insertions(+)
diff --git a/lib/librte_hash/rte_hash_crc.h b/lib/librte_hash/rte_hash_crc.h
index abdbd9a..1f6f5bf 100644
--- a/lib/librte_hash/rte_hash_crc.h
+++ b/lib/librte_hash/rte_hash_crc.h
@@ -425,12 +425,14 @@ static inline void
rte_hash_crc_set_alg(uint8_t alg)
{
switch (alg) {
+#if defined(RTE_ARCH_I686) || defined(RTE_ARCH_X86_64)
case CRC32_SSE42_x64:
if (! rte_cpu_get_flag_enabled(RTE_CPUFLAG_EM64T))
alg = CRC32_SSE42;
case CRC32_SSE42:
if (! rte_cpu_get_flag_enabled(RTE_CPUFLAG_SSE4_2))
alg = CRC32_SW;
+#endif
case CRC32_SW:
crc32_alg = alg;
default:
--
2.1.2
next prev parent reply other threads:[~2015-07-09 8:25 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-07-09 8:25 [dpdk-dev] [PATCH v5 00/11] Introducing the TILE-Gx platform Zhigang Lu
2015-07-09 8:25 ` [dpdk-dev] [PATCH v5 01/11] test: limit x86 cpuflags checks to x86 builds Zhigang Lu
2015-07-09 8:25 ` Zhigang Lu [this message]
2015-07-09 8:25 ` [dpdk-dev] [PATCH v5 03/11] eal: allow empty compile time flags RTE_COMPILE_TIME_CPUFLAGS Zhigang Lu
2015-07-09 8:25 ` [dpdk-dev] [PATCH v5 04/11] config: remove RTE_LIBNAME definition Zhigang Lu
2015-07-09 8:25 ` [dpdk-dev] [PATCH v5 05/11] memzone: refactor rte_memzone_reserve() variants Zhigang Lu
2015-07-09 8:25 ` [dpdk-dev] [PATCH v5 06/11] memzone: allow multiple pagesizes to be requested Zhigang Lu
2015-07-09 8:25 ` [dpdk-dev] [PATCH v5 07/11] mempool: allow config override on element alignment Zhigang Lu
2015-07-09 8:25 ` [dpdk-dev] [PATCH v5 08/11] tile: add page sizes for TILE-Gx/Mx platforms Zhigang Lu
2015-07-09 8:25 ` [dpdk-dev] [PATCH v5 09/11] tile: initial TILE-Gx support Zhigang Lu
2015-07-09 8:25 ` [dpdk-dev] [PATCH v5 10/11] tile: Add TILE-Gx mPIPE poll mode driver Zhigang Lu
2015-07-09 8:25 ` [dpdk-dev] [PATCH v5 11/11] maintainers: claim responsibility for TILE-Gx platform Zhigang Lu
2015-07-13 14:17 ` [dpdk-dev] [PATCH v5 00/11] Introducing the " Thomas Monjalon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1436430321-3864-3-git-send-email-zlu@ezchip.com \
--to=zlu@ezchip.com \
--cc=cchemparathy@ezchip.com \
--cc=dev@dpdk.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).