From: Suanming Mou <suanmingm@nvidia.com>
To: Gregory Etelson <getelson@nvidia.com>, "dev@dpdk.org" <dev@dpdk.org>
Cc: Gregory Etelson <getelson@nvidia.com>,
Maayan Kashani <mkashani@nvidia.com>,
Raslan Darawsheh <rasland@nvidia.com>
Subject: RE: [PATCH 00/13] net/mlx5: support more REG C registers
Date: Mon, 30 Oct 2023 08:37:54 +0000 [thread overview]
Message-ID: <SJ0PR12MB5405904E3FB04A5112898F7CC1A1A@SJ0PR12MB5405.namprd12.prod.outlook.com> (raw)
In-Reply-To: <20231029182300.227879-1-getelson@nvidia.com>
Hi,
> -----Original Message-----
> From: Gregory Etelson <getelson@nvidia.com>
> Sent: Monday, October 30, 2023 2:23 AM
> To: dev@dpdk.org
> Cc: Gregory Etelson <getelson@nvidia.com>; Maayan Kashani
> <mkashani@nvidia.com>; Raslan Darawsheh <rasland@nvidia.com>
> Subject: [PATCH 00/13] net/mlx5: support more REG C registers
>
> Support increased number of REG_Cx registers.
>
> Gregory Etelson (7):
> net/mlx5/hws: Definer, add mlx5dr context to definer_conv_data
> net/mlx5: add flow_hw_get_reg_id_from_ctx()
> net/mlx5/hws: Definer, use flow_hw_get_reg_id_from_ctx function call
> net/mlx5: add rte_device parameter to locate HWS registers
> net/mlx5: separate port REG_C registers usage
> net/mlx5: merge REG_C aliases
> net/mlx5: initialize HWS flow tags registers in shared dev context
>
> Itamar Gozlan (1):
> net/mlx5/hws: adding method to query rule hash
>
> Ori Kam (5):
> net/mlx5: add support for calc hash
> net/mlx5: fix insert by index
> net/mlx5: fix query for NIC flow cap
> net/mlx5: add support for more registers
> net/mlx5: add validation support for tags
>
> drivers/common/mlx5/mlx5_devx_cmds.c | 17 ++-
> drivers/common/mlx5/mlx5_devx_cmds.h | 2 +-
> drivers/common/mlx5/mlx5_prm.h | 56 ++++++-
> drivers/net/mlx5/hws/meson.build | 1 +
> drivers/net/mlx5/hws/mlx5dr.h | 26 ++++
> drivers/net/mlx5/hws/mlx5dr_cmd.c | 3 +
> drivers/net/mlx5/hws/mlx5dr_cmd.h | 3 +-
> drivers/net/mlx5/hws/mlx5dr_crc32.c | 61 ++++++++
> drivers/net/mlx5/hws/mlx5dr_crc32.h | 13 ++
> drivers/net/mlx5/hws/mlx5dr_definer.c | 20 ++-
> drivers/net/mlx5/hws/mlx5dr_internal.h | 1 +
> drivers/net/mlx5/hws/mlx5dr_rule.c | 37 +++++
> drivers/net/mlx5/hws/mlx5dr_rule.h | 1 +
> drivers/net/mlx5/linux/mlx5_os.c | 39 +----
> drivers/net/mlx5/mlx5.c | 79 +++++++++-
> drivers/net/mlx5/mlx5.h | 16 +-
> drivers/net/mlx5/mlx5_flow.c | 63 +++++---
> drivers/net/mlx5/mlx5_flow.h | 68 ++++++---
> drivers/net/mlx5/mlx5_flow_dv.c | 24 ++-
> drivers/net/mlx5/mlx5_flow_hw.c | 201 ++++++++-----------------
> drivers/net/mlx5/mlx5_flow_meter.c | 14 +-
> 21 files changed, 491 insertions(+), 254 deletions(-) create mode 100644
> drivers/net/mlx5/hws/mlx5dr_crc32.c
> create mode 100644 drivers/net/mlx5/hws/mlx5dr_crc32.h
Series LGTM.
Acked-by: Suanming Mou <suanmingm@nvidia.com>
Thanks.
>
> --
> 2.39.2
next prev parent reply other threads:[~2023-10-30 8:38 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-10-29 18:22 Gregory Etelson
2023-10-29 18:22 ` [PATCH 01/13] net/mlx5/hws: Definer, add mlx5dr context to definer_conv_data Gregory Etelson
2023-10-29 18:22 ` [PATCH 02/13] net/mlx5: add flow_hw_get_reg_id_from_ctx() Gregory Etelson
2023-10-29 18:22 ` [PATCH 03/13] net/mlx5/hws: Definer, use flow_hw_get_reg_id_from_ctx function call Gregory Etelson
2023-10-29 18:22 ` [PATCH 04/13] net/mlx5: add rte_device parameter to locate HWS registers Gregory Etelson
2023-10-29 18:22 ` [PATCH 05/13] net/mlx5: separate port REG_C registers usage Gregory Etelson
2023-10-29 18:22 ` [PATCH 06/13] net/mlx5: merge REG_C aliases Gregory Etelson
2023-10-29 18:22 ` [PATCH 07/13] net/mlx5: initialize HWS flow tags registers in shared dev context Gregory Etelson
2023-10-29 18:22 ` [PATCH 08/13] net/mlx5/hws: adding method to query rule hash Gregory Etelson
2023-10-30 6:23 ` Ori Kam
2023-10-29 18:22 ` [PATCH 09/13] net/mlx5: add support for calc hash Gregory Etelson
2023-10-30 8:23 ` Dariusz Sosnowski
2023-10-29 18:22 ` [PATCH 10/13] net/mlx5: fix insert by index Gregory Etelson
2023-10-30 8:25 ` Dariusz Sosnowski
2023-10-29 18:22 ` [PATCH 11/13] net/mlx5: fix query for NIC flow cap Gregory Etelson
2023-10-30 8:26 ` Dariusz Sosnowski
2023-10-29 18:22 ` [PATCH 12/13] net/mlx5: add support for more registers Gregory Etelson
2023-10-30 8:27 ` Dariusz Sosnowski
2023-10-29 18:23 ` [PATCH 13/13] net/mlx5: add validation support for tags Gregory Etelson
2023-10-30 8:28 ` Dariusz Sosnowski
2023-10-30 8:37 ` Suanming Mou [this message]
2023-10-30 17:11 ` [PATCH 00/13] net/mlx5: support more REG C registers Raslan Darawsheh
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=SJ0PR12MB5405904E3FB04A5112898F7CC1A1A@SJ0PR12MB5405.namprd12.prod.outlook.com \
--to=suanmingm@nvidia.com \
--cc=dev@dpdk.org \
--cc=getelson@nvidia.com \
--cc=mkashani@nvidia.com \
--cc=rasland@nvidia.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).