From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <zlu@ezchip.com>
Received: from emea01-am1-obe.outbound.protection.outlook.com
 (mail-am1on0086.outbound.protection.outlook.com [157.56.112.86])
 by dpdk.org (Postfix) with ESMTP id 0BF80A10
 for <dev@dpdk.org>; Mon,  6 Jul 2015 10:51:57 +0200 (CEST)
Received: from HE1PR02CA0083.eurprd02.prod.outlook.com (10.163.170.51) by
 DB5PR02MB0806.eurprd02.prod.outlook.com (10.161.243.152) with Microsoft SMTP
 Server (TLS) id 15.1.207.19; Mon, 6 Jul 2015 08:51:55 +0000
Received: from DB3FFO11FD038.protection.gbl (2a01:111:f400:7e04::103) by
 HE1PR02CA0083.outlook.office365.com (2a01:111:e400:5350::51) with Microsoft
 SMTP Server (TLS) id 15.1.207.19 via Frontend Transport; Mon, 6 Jul 2015
 08:51:54 +0000
Authentication-Results: spf=fail (sender IP is 124.207.145.166)
 smtp.mailfrom=ezchip.com; ezchip.com; dkim=none (message not signed)
 header.d=none;
Received-SPF: Fail (protection.outlook.com: domain of ezchip.com does not
 designate 124.207.145.166 as permitted sender)
 receiver=protection.outlook.com; client-ip=124.207.145.166;
 helo=bjgfarm-1.internal.tilera.com;
Received: from bjgfarm-1.internal.tilera.com (124.207.145.166) by
 DB3FFO11FD038.mail.protection.outlook.com (10.47.217.69) with Microsoft SMTP
 Server (TLS) id 15.1.201.10 via Frontend Transport; Mon, 6 Jul 2015 08:51:52
 +0000
Received: (from zlu@localhost)
 by bjgfarm-1.internal.tilera.com (8.14.4/8.14.4/Submit) id t668pm5e023621;
 Mon, 6 Jul 2015 16:51:48 +0800
From: Zhigang Lu <zlu@ezchip.com>
To: <dev@dpdk.org>
Date: Mon, 6 Jul 2015 16:51:25 +0800
Message-ID: <1436172698-21749-1-git-send-email-zlu@ezchip.com>
X-Mailer: git-send-email 2.1.2
X-EOPAttributedMessage: 0
X-Microsoft-Exchange-Diagnostics: 1; DB3FFO11FD038;
 1:pSDKvv9C4/GJB8RofYwO10GuVyNq6JHWUwszVKrY33YJoZZaST5TdQ4bv8m99DdR2hpmAnZtgLc6MjsgxgqNmOUBvZQdh4Vua3hbZDHlh53aejcGVyzvNRXH/r069mo1VaKjW1nsrCziBepGASASybvIs+kVB65tauKOtZrfKX03SAjj093nYtgP8ttbLQza/uoFUvSF0ss6utLEqZe0rXaYpJxydmti/rZdz869lovNwv94ZsvMbDnjs6kmTzgosFFXDEcRbm5dW5eEWgC31EEZmwvxTj6kCNLldB3CAkmzKAyDc7wXpZsuPbsJbzv+QsKdpd9BQ5ECxYyfLca+8w==
X-Forefront-Antispam-Report: CIP:124.207.145.166; CTRY:CN; IPV:NLI; EFV:NLI;
 SFV:NSPM;
 SFS:(10009020)(6009001)(2980300002)(339900001)(189002)(199003)(50226001)(229853001)(77156002)(46102003)(47776003)(105606002)(50466002)(62966003)(5001960100002)(85426001)(104016003)(110136002)(33646002)(19580395003)(92566002)(107886002)(106466001)(36756003)(87936001)(50986999)(2351001)(86362001)(450100001)(42186005)(48376002)(189998001)(6806004)(4001430100001);
 DIR:OUT; SFP:1101; SCL:1; SRVR:DB5PR02MB0806; H:bjgfarm-1.internal.tilera.com;
 FPR:; SPF:Fail; MLV:sfv; MX:1; A:1; LANG:en; 
MIME-Version: 1.0
Content-Type: text/plain
X-Microsoft-Exchange-Diagnostics: 1; DB5PR02MB0806;
 2:kL1doCJ/qEYwF7npzMHOV6M5MHczNI9pNOgOPlhaQ01snQqtUPYS145a1/ZJ1mf4;
 3:BAzB9RE/W0vfjsjB3raP3uAOJYcXowUZ4sbe6EEsdyWM6G9E2EEiHMdLXe0Kp1YZdczyZw577skJbc6mnMRlyD8thj0Xd9so22FAYG3UXruB+cjB5lF2vCdLe06wOeS5oD3CGH12COeGV70ienNUDybJV6o98HtmnKV3GinVllTXgPipTX6UIET25+gG/SiBzECPpFwkqv5D4cplJ+GProyEEsj4ZgnK5HLh8Q6BtFoOlKC48A/8cCMqtr/zlwWr;
 25:2w5xDbtyxWnefborteBGzmJB7TxFHLgasuTi2PCXBIstcqBxhddeoQEHlOaeR7+FlT3OnOHCcw2SOsVN3gtoV7EVbc+BPrq5fbpZRlHw7/kMB5sM7FcQwxD+f0rWWObuy+fHnF29Eqh1OVr9Cch4NJ2SrgBWiMnrlAWPns0Gt3QEf+Km6Rmn798UNPOizbXGcd2Y9sTIPEqnrk3zoHhPNJdDik/MGHG7lE+Mq2iiev0FhDI9Sp1DhdMyclsg5dDtD+7vwpzg+42pUittUa16kg==;
 20:EYLUH4QvUTGaLLvEvc8mtCBs7Xz6IXkkhmTOsy7wYwouwvPWhaQ92rYPlup+UoKOnot0iUa2FxpHkmtvP4kaAAGEqAY8RN+tS9Wet5mpYYnTSgjA/PIr9uwPa5UKl2wAaQBcUu9lKobLvTxLjPYXmOZCWlbRV5SRC5sU1oeaxio=
X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:DB5PR02MB0806;
X-Microsoft-Antispam-PRVS: <DB5PR02MB080696A37DA089E674F0C89CDB930@DB5PR02MB0806.eurprd02.prod.outlook.com>
X-Exchange-Antispam-Report-Test: UriScan:;
X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0;
 RULEID:(601004)(5005006)(3002001); SRVR:DB5PR02MB0806; BCL:0; PCL:0; RULEID:;
 SRVR:DB5PR02MB0806; 
X-Microsoft-Exchange-Diagnostics: 1; DB5PR02MB0806;
 4:t3Zu0KD/EtavWOf3iOsqusi6tdt88eMQpDia2klt5E+Mdhb0udN3iwaUPxYNG9aFSVT6cnlaXaRCYQ40sO2+AycQaLwbExPsHXDwpcC3RbWKu7F56ZPdTLA2CgHpd6MFzbylH2zUcm45Rrw7LgvlTIugBdVhTcIFXToyA7EUbDVGaVh9o59/I2K0qFySnkXYLPE442IqgiZkVVWQiEjy36Y1V6LJ7CseuYVvr2bT7jNf8ND9s8LPxcBA06pmg4JR7BydA3xh3my+NdsgWZSGsKRtv6XmIDFZucH8coTh3OE=
X-Forefront-PRVS: 06290ECA9D
X-Microsoft-Exchange-Diagnostics: 1; DB5PR02MB0806;
 23:zy3D3SEG5ws8DCCtfCorpZU050YXpJmkDNS10GRS/zoyhTTEJOksuQrGwabKDOTaGkNLrsQLz9j8EP6a3FBpWXuBHjhs+VxeN0e3TkJ0O6kiIs017es/hej62YFCLxbP6DYo5IolwiLWkVSHYu126vqEZwGdNojlCPOjBSM3aJhrxoEqh2aJuWTkuW0b0qOgUfSjMKewNi0L3wCH89TcdczvD0szhl5aGnbV2jt+D/aa5X60V1LsWYVJpHpA81C0ATew7zQSKbK00F3t8sZGcMKv0VqDLWG6kx1SxS0mA0tLCGOkP1YOBzLfZ09r8EM0zKJwUz0WMsomJUuQIvkXSx251KDWGcdYev55sEBhegyZnGK0MQ0III2/5KT2LHm5yJpcVDxMsHAzr9Wrms7TuucTZZ3PYS41HzW1LTbzOH3geY+68KKpdI9CXVHMFxVlAgZbnbaCSR9zNJCsjaQuqNtC8iOIDLpi6dH0OF1SW0HpeHM0vhOXx/GRICcV5ggrS0S/vuyCUSw+uRafRCQ4wJOGNR18xT1Udxk9hIiUrlkfbijiRdoO+SlzwT5dmT9Evo6ALt6h3JtsE72ozcnaP07kS3lvWa/fcgjb4kIWQgb2BVXAIFCYVyNaTeh9oxoBqOcTgKBNqmZj/3D+SAHLaIQAp4I4u1J2eZir8GJlqjKETbyqLcKPieZu7XvE5v2eEJbHT97gnmpeHfFW64QwHdktIRoVrLXMkit9MMVNVZJVSopgGJrrCj+6++99UrJp0mdeBpgcSKMAonQkys/wDUTRJhQ6d5z7BdAq/hzHG57ttdKRxom8cVmO31jfGPrt0RPUuSmOdVnnoFIlMvueEL9Hmwo8Lad1INR1kd/FKLgWQDs1QOrbewkZNy4YaY6W
X-Microsoft-Exchange-Diagnostics: 1; DB5PR02MB0806;
 5:ZcaM7MnaDY6FpYNoGNi34VRsxQvaVC6nqnkXNti0cVq8Y7izmW5x7o5ajnDbGehvP4mTMHYEzFSKVHQrtFAneFf3WpMflDTtRurBRtcWJ86y58PMimFwPGZUMVfmwjHsZ+qILd1WsJuPewkSZdDU6g==;
 24:Bcn0OVRSfdae0TMKSeQ/N+U9enJYW1zEH0ZEKofcbH57vEskwEw6nQbKghuerbhd9bF7mmbSYOCkHAmqRRWzXW5WMyU+YBJLkhmgqBsmIXE=;
 20:eY5hGZ4+eF20Kl+824hIHTvLlMOycMifLS4EShLGDYTYAh/aK3Rsrp5HpAj/ygxxsbKIkA4mFIu9VuC3OgjqPQ==
SpamDiagnosticOutput: 1:23
SpamDiagnosticMetadata: NSPM
X-OriginatorOrg: ezchip.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Jul 2015 08:51:52.7147 (UTC)
X-MS-Exchange-CrossTenant-Id: 0fc16e0a-3cd3-4092-8b2f-0a42cff122c3
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=0fc16e0a-3cd3-4092-8b2f-0a42cff122c3; Ip=[124.207.145.166];
 Helo=[bjgfarm-1.internal.tilera.com]
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB5PR02MB0806
Subject: [dpdk-dev] [PATCH v3 00/12] Introducing the TILE-Gx platform
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: patches and discussions about DPDK <dev.dpdk.org>
List-Unsubscribe: <http://dpdk.org/ml/options/dev>,
 <mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://dpdk.org/ml/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <http://dpdk.org/ml/listinfo/dev>,
 <mailto:dev-request@dpdk.org?subject=subscribe>
X-List-Received-Date: Mon, 06 Jul 2015 08:51:57 -0000

This series adds support for the EZchip TILE-Gx family of SoCs.  The
architecture port in itself is fairly straight forward due to its
reliance on generics for the most part.

In addition to adding TILE-Gx architecture specific code, this series
includes a few cross-platform fixes for DPDK (cpuflags, SSE related,
etc.), as well as minor extensions to to accomodate a wider range of
hugepage sizes and configurable mempool element alignment boundaries.

Changes in this series:
  v3: Renewed the Signed-off-by line.
  v2: Removed RTE_LIBNAME per Thomas' feedback.


Cyril Chemparathy (12):
  test: limit x86 cpuflags checks to x86 builds
  hash: fix compilation on non-X86 platforms
  hash: check SSE flags only on x86 builds
  eal: allow empty compile time flags
  config: remove RTE_LIBNAME definition.
  memzone: refactor rte_memzone_reserve() variants
  memzone: allow multiple pagesizes to be requested
  mempool: allow config override on element alignment
  tile: add page sizes for TILE-Gx/Mx platforms
  tile: initial TILE-Gx support.
  tile: Add TILE-Gx mPIPE poll mode driver.
  maintainers: claim responsibility for TILE-Gx platform

 MAINTAINERS                                        |    4 +
 app/test/test_cpuflags.c                           |    6 +-
 config/common_bsdapp                               |    1 -
 config/common_linuxapp                             |    1 -
 config/defconfig_ppc_64-power8-linuxapp-gcc        |    2 -
 config/defconfig_tile-tilegx-linuxapp-gcc          |   70 +
 drivers/net/Makefile                               |    1 +
 drivers/net/mpipe/Makefile                         |   46 +
 drivers/net/mpipe/mpipe_tilegx.c                   | 1637 ++++++++++++++++++++
 lib/librte_eal/common/eal_common_cpuflags.c        |    5 +-
 lib/librte_eal/common/eal_common_memzone.c         |  141 +-
 .../common/include/arch/tile/rte_atomic.h          |   86 +
 .../common/include/arch/tile/rte_byteorder.h       |   91 ++
 .../common/include/arch/tile/rte_cpuflags.h        |   85 +
 .../common/include/arch/tile/rte_cycles.h          |   70 +
 .../common/include/arch/tile/rte_memcpy.h          |   93 ++
 .../common/include/arch/tile/rte_prefetch.h        |   61 +
 .../common/include/arch/tile/rte_rwlock.h          |   70 +
 .../common/include/arch/tile/rte_spinlock.h        |   92 ++
 lib/librte_eal/common/include/rte_memory.h         |   16 +-
 lib/librte_eal/common/include/rte_memzone.h        |   50 +-
 lib/librte_hash/rte_hash_crc.h                     |    2 +
 lib/librte_hash/rte_jhash.h                        |    3 +-
 lib/librte_mempool/rte_mempool.c                   |   16 +-
 lib/librte_mempool/rte_mempool.h                   |    6 +
 mk/arch/tile/rte.vars.mk                           |   39 +
 mk/machine/tilegx/rte.vars.mk                      |   57 +
 mk/rte.app.mk                                      |    1 +
 mk/rte.vars.mk                                     |    5 +-
 29 files changed, 2639 insertions(+), 118 deletions(-)
 create mode 100644 config/defconfig_tile-tilegx-linuxapp-gcc
 create mode 100644 drivers/net/mpipe/Makefile
 create mode 100644 drivers/net/mpipe/mpipe_tilegx.c
 create mode 100644 lib/librte_eal/common/include/arch/tile/rte_atomic.h
 create mode 100644 lib/librte_eal/common/include/arch/tile/rte_byteorder.h
 create mode 100644 lib/librte_eal/common/include/arch/tile/rte_cpuflags.h
 create mode 100644 lib/librte_eal/common/include/arch/tile/rte_cycles.h
 create mode 100644 lib/librte_eal/common/include/arch/tile/rte_memcpy.h
 create mode 100644 lib/librte_eal/common/include/arch/tile/rte_prefetch.h
 create mode 100644 lib/librte_eal/common/include/arch/tile/rte_rwlock.h
 create mode 100644 lib/librte_eal/common/include/arch/tile/rte_spinlock.h
 create mode 100644 mk/arch/tile/rte.vars.mk
 create mode 100644 mk/machine/tilegx/rte.vars.mk

-- 
2.1.2