From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from NAM01-BN3-obe.outbound.protection.outlook.com (mail-bn3nam01on0076.outbound.protection.outlook.com [104.47.33.76]) by dpdk.org (Postfix) with ESMTP id 9E49E2A6C for ; Sat, 17 Jun 2017 23:57:24 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=LbXIlUae8vvcZdHnSuZFBDyV39reytTWCZXaoKClJ54=; b=Fq9hw6qFRWP3ioN2P60prc5BFnpPZ8YiMWxOuMWI7iW4pfBE58m2ExNIjPrWDxkyhLn5YPJeN4DrrB+2Cjil3g98/LEcsDQTZJbKPaKylpb2TBBndZfgQZoi4QueFM0ZM5eDC/OiHFP7JNc1GXkcxjFscOaepOQBTWgkDPduVwE= Received: from CY1PR07CA0026.namprd07.prod.outlook.com (10.166.202.36) by BN1PR07MB423.namprd07.prod.outlook.com (10.141.59.18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1157.12; Sat, 17 Jun 2017 21:57:22 +0000 Received: from BN1AFFO11OLC002.protection.gbl (2a01:111:f400:7c10::160) by CY1PR07CA0026.outlook.office365.com (2a01:111:e400:c60a::36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1178.14 via Frontend Transport; Sat, 17 Jun 2017 21:57:21 +0000 Authentication-Results: spf=none (sender IP is 50.232.66.26) smtp.mailfrom=cavium.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=none action=none header.from=cavium.com; Received-SPF: None (protection.outlook.com: cavium.com does not designate permitted sender hosts) Received: from CAEXCH02.caveonetworks.com (50.232.66.26) by BN1AFFO11OLC002.mail.protection.outlook.com (10.58.53.73) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA_P384) id 15.1.1157.12 via Frontend Transport; Sat, 17 Jun 2017 21:57:21 +0000 Received: from avsmtprelay01.qlc.com (10.1.112.194) by CAEXCH02.caveonetworks.com (10.17.4.29) with Microsoft SMTP Server id 14.2.347.0; Sat, 17 Jun 2017 14:57:19 -0700 Received: from avluser05.qlc.com (avluser05.qlc.com [10.1.113.115]) by avsmtprelay01.qlc.com (Postfix) with ESMTP id 6E4CC8BF7331C; Sat, 17 Jun 2017 14:57:19 -0700 (PDT) Received: (from rmody@localhost) by avluser05.qlc.com (8.14.4/8.14.4/Submit) id v5HLvJje011274; Sat, 17 Jun 2017 14:57:19 -0700 X-Authentication-Warning: avluser05.qlc.com: rmody set sender to rasesh.mody@cavium.com using -f From: Rasesh Mody To: , CC: Harish Patil , , Rasesh Mody Date: Sat, 17 Jun 2017 14:57:14 -0700 Message-ID: <1497736634-11231-2-git-send-email-rasesh.mody@cavium.com> X-Mailer: git-send-email 1.7.10.3 In-Reply-To: <1496821429-6954-1-git-send-email-rasesh.mody@cavium.com> References: <1496821429-6954-1-git-send-email-rasesh.mody@cavium.com> MIME-Version: 1.0 Content-Type: text/plain X-EOPAttributedMessage: 0 X-Forefront-Antispam-Report: CIP:50.232.66.26; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(39450400003)(39850400002)(39400400002)(39410400002)(2980300002)(428002)(199003)(189002)(9170700003)(4326008)(356003)(8676002)(50986999)(47776003)(50226002)(81166006)(2906002)(8936002)(101416001)(5003940100001)(76176999)(2950100002)(6666003)(36756003)(305945005)(5660300001)(86362001)(575784001)(33646002)(54906002)(230783001)(107886003)(42186005)(105586002)(87636003)(72206003)(478600001)(106466001)(189998001)(4720700003)(48376002)(38730400002); DIR:OUT; SFP:1101; SCL:1; SRVR:BN1PR07MB423; H:CAEXCH02.caveonetworks.com; FPR:; SPF:None; MLV:sfv; A:1; MX:1; LANG:en; X-Microsoft-Exchange-Diagnostics: 1; BN1AFFO11OLC002; 1:bxqDu5aYBvoKs/0ty5c7czy+KKT5d6ONq4CtqvAsaVu1gxyEHFI3TIKWKlJpJF8i5xllEqC8HTXELa51OVu5hd12k7P7zM3nFxmMoDwv2z1wumX4a8RC7Ww0zMEPKJTKqW+Yu/aAvprWNIzBVfZoGWH7UgeAy1TtgNEyfr2hA/8jPcIIDCErwCTu1fU9FFd7tVGsbmw1LPca13LiKt2bb4dhD6+Wjei/ghX4Y0DuhX3ORIJhtltda/TRZ/cNBKtt+mDH3dOcZbvygdOhtw2iNAZ6qDLiAeM0t/4HLHlyRJe4KFu/buAWUF1/Yht+NMgrWvM8pGXdJkVPgVmgnUPLsMFWmNgDKZVrGm75Ufr9zzWLVKmFQK5srgmoAlkdxJoBeyzveaVnd9oB0mdJi6euRpBKpYtnW5+whqKI5gKaH0/zPH7KCqtX08vtpMXrIRJIQ/1zTMwNsLeOSV/TXhVkdAqfQFTRuy5Tty1i/oE1Arr8TLqqVika15w+mDMs5bXTDFjJWshTOYWm5MXZ/RdLdA== X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN1PR07MB423: X-MS-Office365-Filtering-Correlation-Id: 99672c98-b46c-425c-b700-08d4b5cbd49c X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(22001)(2017030254075)(201703131423075)(201703031133081)(201702281549075); SRVR:BN1PR07MB423; X-Microsoft-Exchange-Diagnostics: 1; BN1PR07MB423; 3:SBxRVXeTOyUiHDwLintKl7akCfIsh8pI+up1sfJPglr/9L24npTZzTvxDg8IN3ilAWA9G/sUS5y1YrNJEdvIKflsVbFADQ4GsAGlYzujk0Th/ydcDXfGaeBEcTGx+xhpFcSeRsgIV4yJorAOu0/dGiDhs6JOABDKkLRTTDPxoEL6apXJQiWm1HzJj1LOYdqyaEfFFfPMkL4IZ6R5vl9495lXE3Ion+hCGgrzXqR0SKN5w/oibrNxQiiMPiVHqrIWzXxm+R+MfjbvbAcpP92DHBfXzEm6EroIiJqrtuQab2BT3QZPVfbljjT7NYC91/t+w2U5TZVnBbei0aiAMFQK6gVbnyRTADIAno7DPQvsxsrxXifziiVbQFX8zN7qFhu/Ys7dbs37gtIE1N+UpYG1p08PWnK08lvw06EE8/hyfnnGUx0PAVAmLZojSSSY5c8tyMD80JUS5qS/EC2OLiZATc1PIUXMvZfTJa9gj+Vpj7aS3SXCh5CTwl+oLl8/PJ1Q X-Microsoft-Exchange-Diagnostics: 1; BN1PR07MB423; 25:g9GJAfp5vQnBF1qMObhWPBBPoxN24q3SOEqI/sAZqKo7o89PbkE1EKXMntrudYgTm0wNO6Bjsrjgjp/aLu6RSc2I6iVBYWUXBtEumNBKXzp23Gcjl/Ja/BHy1fr1Y/gzI6REKhQ3W38mypMJK4s27pcRzGTpbo+/418DovCqGiBz17ESlg/El7BaXnvuI9EUGanUxusAeKS9s6tQn41rlwzn7INk/WEB58Zr59K9Aw6z8lP517m9lnXLLzcsUwapUGpz87DSHTvfROTBkAQ1i6ZQn0Vzf4bme0NR6/wVYwBmlzKIUihPJMvt9ySTSkbyJHDOny9EVf334TlV3Qa3hpSYSGr3zaKFzBJDWw3/KjQLWsTk3qeaXK6zOdMLGNmSPmiD9OT5YiDpCBk805sR5kqxT11td5EvLkXuekHWkJc4Yi8g9AEShNkB4fdvvE/quj+VWhktzRuLp81pwzCF0ZScd2Tro9DbyFT5sn4I1mI=; 31:fvfhY9dJwqT3izaUn5llXSz/HuddRvYbzNt/k/JDoBLzvl07fvI1q/T2fXEl/jgGjnQY4yVql9NPQ/tIxy2Wr2tTI1ibY6uaxcm+ZaLYTX3id2qvLkkYMiOwPZNET4sXheD5XaS0hSJNTAWeF2fVK5tilYmYzp5I9uUoun7ltXIAinSLzCeCfoCG7T0CdSFb7BRRuIckwr6GgXAbHMuJrk3Ba/QbgVtTBvAEsq/FUjMkeGXQ7O9JH0PObLFJT3Nk X-Microsoft-Exchange-Diagnostics: 1; BN1PR07MB423; 20:5Wn+j+DoqADZj2juHLSC0EvLa2ZW63c/VhPXO/AkLtI5iupSSPkcnUyfrXceHp9h7/3khbzl5eeaMAzF4JWdvXwWa7jzWWC7IhHoNfxgy8DQph/37mxxrf6iEwnx1T/j0JuszZkwcq97KAvqAkoUhhpc7Nzu9kxBSfoW9p+aE1886SrJ2qF3+Og9SHy4f8sF655Kd+IlQufp6qGcvtsNFJlZkqntzFUOu/vuLv4xja/pPT9AoVw96K0rjJn6XwacgUPMCSqfO3Et9YKn7I2XlJSaVGagDHNCKj1corPUaIVFwloLK39wWZjpwLDS7LYIKLFvMqS3ItamxsSsRHSd2aAffL4jGDOF411DPPW5St68OlbW2Z9I9XlW51VvUQp0xqjcaFLC4ppX51KQqM9mVmQGFZBDiR87dAnaOyddcIHBtW2NXXXozJkry4GzbigQxDBoQLItl6F/aFqjPXvnxGW9rDSK4FabrfXFbieaenkz10/VO7IuEHZ0ruZ2QA0r X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(131327999870524); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6040450)(601004)(2401047)(5005006)(13016025)(8121501046)(13018025)(3002001)(10201501046)(100000703101)(100105400095)(93006095)(93001095)(6041248)(20161123562025)(20161123555025)(20161123558100)(201703131423075)(201702281528075)(201703061421075)(201703061406153)(20161123560025)(20161123564025)(6072148)(100000704101)(100105200095)(100000705101)(100105500095); SRVR:BN1PR07MB423; BCL:0; PCL:0; RULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(100000804101)(100110200095)(100000805101)(100110500095); SRVR:BN1PR07MB423; X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BN1PR07MB423; 4:mDkAab95JWmd7MoPFoelVhMHd/rqgtU5dZoJFdOQTaw?= =?us-ascii?Q?AkhLuqNKUTJmJm0XdEhWCblv+DOglFC4B1z/i6d5u4+3KtEcNfV0dkmPNoHg?= =?us-ascii?Q?U1cdIpoayNhSeLoUIbyvl+XqO0wMWfB22hWSnvYWCOM1thINwThTKVZsRZus?= =?us-ascii?Q?U6RC5Z+YZcWcbKts6G7NqYVxvLOjYgIq+9qD/JtGF1nE9C6X2OW3c0Kz50mt?= =?us-ascii?Q?u0kPrao2EA9KnFgXIGMGyV9Wug9YqwiOU1wtk86TT1vry8oWcY34gcJc80Fi?= =?us-ascii?Q?RZuijCGQALVWz2hxgSbVkZrCV+TVFKJ98bsSdQCxRohFmJPfv3vM1rsdShHW?= =?us-ascii?Q?l5q80ORxL5By9cQ0KUH+YDfk33+bQ+xf4DkxwpcexQ1MExfZH5Q+V4xTCPdt?= =?us-ascii?Q?oc/2OJzQysG6bSlEzhsHBQNURSKdpYbHJu2WmDgJep2gueQ++tuWjagOYnMT?= =?us-ascii?Q?VpIABEBRn+Zm9UMXHbuAsfZKtZ2yR+YYt9vSyl4UrQhqbd9Cee0fM0eMWtMh?= =?us-ascii?Q?v9Fx70Z7AMP1ZutlSjEHnMDTmS6cy7Ne5XCAXMU93bJrelukDdGL5S5JwPf9?= =?us-ascii?Q?Xtt8U+Wcxd8b7cRx/WrK8kcgY71gXP7Q61nW9w2otbRP58sad7ZdNjHivfc+?= =?us-ascii?Q?yLQJ3ONYzGHQPrxOZ5CJmDjScjwqSFvfgEcEgWtNfARAq4/O/sqcKStJDYB2?= =?us-ascii?Q?/2CDwQyh4jUVEvTHXQrDXweG3oGdCHucSahtUQ4Om2MxbWUDEKDT5a4ReR1F?= =?us-ascii?Q?JJQFnAY52phd+VoRpGHlVc0QEc8OdmGykJFh9mKs+s/SyzJ8pIcWDPsYrFNa?= =?us-ascii?Q?z/FAcmek16sJYZSApWSeFpKo+aaHQTG0x4dcFNY3SCiuHDQC2nfNUcm3zLLw?= =?us-ascii?Q?mtALQ1St7Zo45EADdwZWIkpnGMg7shnLH5aUqkzUV0CiO0SWSSroS2iV+lPh?= =?us-ascii?Q?crCDGHkaagl6n9B5iSNnOeUGmjZ3ZwKl7ZuaxAJ3aQPQYyGXE+FuekgGimA+?= =?us-ascii?Q?kFX/U5LhsVJ0+iK2joMYZhgZ+qxV4NHtsQFJ5sMEyEG+dK0puxzd/09B1TjG?= =?us-ascii?Q?dBeH2y2/BMuovLqpTbcfd9TYiPCyiE/miF2014VBjejXp7jU6n9E/GttllD7?= =?us-ascii?Q?JCLGzhEO++fMGCwhpunKiujEDIBw+dtfe0fdUiG4Koile9d7XxWEzxP5sA/8?= =?us-ascii?Q?UBEJ9BZaWEDv0cngHtGeyy/Q/ZTK+UXwQ/qJvJsEyKyKdeHaOpP2tKw=3D?= =?us-ascii?Q?=3D?= X-Forefront-PRVS: 034119E4F6 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BN1PR07MB423; 23:JzZJMzBxrCiurN1x76QkFF5LCS6ODvKKCK94+6FTJZ?= =?us-ascii?Q?TiXMasNObUTVl9aK6DdbHoY8oy0VwTCwinGNEWsngDEtxOwDdir6ac3Z5TiP?= =?us-ascii?Q?j6GYFXHC6RzRP/No2O9AeOn9vdqFlXKeRcb084IaBbyjQ6u3QCa0fbNm30O1?= =?us-ascii?Q?2aNiX+Sgf9nFGew5NKV/TnG5UgxOBDfeh8Jqg/baPf6KsaU6PWN8Rs0Y3X3I?= =?us-ascii?Q?AS1gF2zuJOHusOoIGfKp2b+2szgMxGhyhCYHEIodGqdagwwtLsVd3gGveuIx?= =?us-ascii?Q?F0Td5/qun5Xb8Q5MM0UFgVN1B/2QUzxPphXp2LxbrMh2dRkA6zsR5jsX/5AP?= =?us-ascii?Q?q7nda/kPl55K5CAGnXfkQopF2TStj+/kThrqUqMVb18h8Zo5ZFeSuBzHgwcw?= =?us-ascii?Q?CVOQgeW091n38BdFfZz0kTlGs8+YIgl/oqjxzIwoiU6iMrI3iaB89iKEJZuy?= =?us-ascii?Q?uw5UMI2mp45y+HtgW4UIxImDZc94ViIzIvhFpVIy33pl/ubFIsUFFSIEsmDV?= =?us-ascii?Q?mLYVmzVCIHEAFIcEBxuPWY6rPLzSLOuDvYvR9pXFzQ4qyRZrR/FPKZiWXeFP?= =?us-ascii?Q?pV26hx/F3moQ1jtcmqsC21Zxl6HKdtQOF/PmRzlbpXQwM9ppYWqmy8zX+5i2?= =?us-ascii?Q?OChx9oFRao0v7MYPzc43P3Zj7vDGJKOyncci07IW93njubFq/TOHOcSeLllQ?= =?us-ascii?Q?5pFnrBzpBHC/PVx3bmhgmz9iSA1BWLMa7IMQTNnf/GCuocJ8ccWA00WVbJyu?= =?us-ascii?Q?dpwfI4a9Ji9UiGhVXFpNYiQYtTl/JpE9ouZ6IbKgfnrxO/CJ3yAaxxPnm9D4?= =?us-ascii?Q?G0TpFvuERhA0XFOwsXtu4AQ9wiErU7Ye2jZhX98QVu3NKh/w6fqk5IlatbWU?= =?us-ascii?Q?foq4c35QYMWZvfac+4dN7VmW5FXEE8qvcvmQqH4BL7QmALndqJ28mXm5qXX5?= =?us-ascii?Q?ZdAmwKbpOA6oltwXKO5kibyHGDHQO9iJn9hFceNTFcoIuo8mwutHmlyrqM+N?= =?us-ascii?Q?Wci9ekAkpq6MVV6BnZDRrkmYU/gLGPBW8dyUlGndM+eZpd9Ok+JrZ54HsKI8?= =?us-ascii?Q?Lw6uzlyUiDQ6qJfQrNZHvmPhGwwpWj1GVIJKCDH1z+Sc4fGA=3D=3D?= X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BN1PR07MB423; 6:4DuUqbg35bOkMB8xLrJeVmROjD6C3MGc2EipEJtKPp3?= =?us-ascii?Q?nSyNyKqMcS0XTCoeErT6JMQdMGfQmDEq7/YcjlKRSQb9tENDNOIeiDi/4Qle?= =?us-ascii?Q?zCdB1a/h+CQrJtv100gJmwTCBvIhK2Zv8WkE6YcfLTBG+2X1Pw7rttcEc7BM?= =?us-ascii?Q?40aIQK9om6usemJQhCiUNNpRq/Bvpyp6RqrS/wB0p+59jrqXGx6oKqD2IRAm?= =?us-ascii?Q?uaiQ9djomApclMp0Kv5Djk/Zx6Z0hdOJIJy640tOPDoTdnK59eqzz6Y5AbPA?= =?us-ascii?Q?eMQIUpIySAYBUMJYUG25NIQp4SiEsuZ8Dz74hPrkxJ+mNksAC6Lu3ox6PK9u?= =?us-ascii?Q?OYBGuS/OxfmJbWDmDB+YO+0Y7eXELujgcoRArvxsy9hfXsgf3hrfYvWv4BVQ?= =?us-ascii?Q?N+wTM39FM/NYA8VZ5DHZnv9EH3pxz+mKeonO3COOt+IWPe4yjFRGdm3xuQn+?= =?us-ascii?Q?6HCE+9aFXJWJS+LUyZccCqNWIif0Z1XEggAj/HzMmxwYywsHoK5GpkZHeXR8?= =?us-ascii?Q?PfBtukplvHrlPMC0WxAk/U678HYK3L3uqT9+6RwWoaEf0LPf6tSONv+I3uN+?= =?us-ascii?Q?D+FGG2KnSnc1Bn3+6zFGAOzAunFzYjn/y7eRWZWaXN2TsvkBEnY5ns2+CctY?= =?us-ascii?Q?NK0KJMOuEqTTps5d1ak91QcSZxD0WegwcDZRXT0dYvmeLsbgym84sSbdCKxy?= =?us-ascii?Q?hH2nNLeOiZisVHEkZZFZDHxJhW+nJ6AxPDiGR3/FsuMmrvS6bdzm9QcXjjJx?= =?us-ascii?Q?EIiXAtJ0wiRZJ63YD7LQwOM/OO1bFqBquLngEzVmgQZalKXVRYE5Ywq4knkS?= =?us-ascii?Q?pODRvds6EHEkE5W2EWanimrUhX2Aqlt/gpUw3Lv5Xc1lfgehPmYe/UYadPUu?= =?us-ascii?Q?i45+lhXNabStJDb50I9AdD42pJLIpzEjxPCHB7jHidA7DuXkhyYa3p+JYQoR?= =?us-ascii?Q?pmMIWCCbF2sm9Dtn21hcI+N+NPRETafvyG5yn/kyd/5aLbOcQS8kGqRvi58k?= =?us-ascii?Q?=3D?= X-Microsoft-Exchange-Diagnostics: 1; BN1PR07MB423; 5:NyuylJ+sEwV2hDYzIjcOtv0ITu95NlR5UAacMbV4qrLOm8dLzcT00vrdKNUzw53dDqV93Y/IELFon4MEw1TtC71q8Idx1PAeNrJVJCuQbWL7thFQSyr9A4y+zoH5EVZlQYnc/U8qLbjHMdAcJFUx9+LyCNKCCBPZG1WudR3JbwMPdGDeBpDcJpDXXj1+U9vCy4qrit/8o/a69mDjq7q0lzpY778YvcPznPgGTRCgV9mi2rIJDwu59wMSWKo+ym4pGNgKspGsq/xhkdi8f9ndNho7S37t0UGG5Aigm/fmeXzLT8u4QlpO2pbSdwpol5bfJLTZ0d3/B+M4asDnSgEaQDy5QU3M6j/KhHRPC5H+gyMxxfCvwp97oBDgtWhSEhKZkZvBHkw8LpNkwsWnuaKGFoqDtxcPEVNER5UKesGeEs28l2vSBcnFrC3lK0Pr1mm/KpIx97/0azMV3Jt1xmyqQrFzpedQp4JM5CMt5fxIAzFUp5vDtTy5H9YTwSatvcLV; 24:FXtVtmAks5fTShROReGISxXlNhKOVKqXVSW8GUDU7d2Q2NCPwAqOXa0++hngMeSNEjNhe/4P0IiJDMMAJXXFlO6RVhXLQhmE6JL0fpuP5wA= SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; BN1PR07MB423; 7:bVHltDayFiOqMluKnEnzvHc8grQrSx3yIXr4fJ3GhIzUxuqRxAIyobGGJ5+5d1Tt2A1KpiaUc+hYFev4894BBj1OAO1TNYVZmvBk2+uKx7C2+YwkWyNcVEIgLDC5So0d88D//me/j1L1PiadUFrpP7oYjIH+Bbc8K5lsHA/dQ++omgoheJdovQW1GoV6X0GmHhpWmnjLTq18ElbTEjpLsi5GwdUV5XEHthBz6rCis8XszBhJNK/fU3MnDycMFmteE4S+2rg42PZ1sxC9WmjabeuUmpev7zohovM9N36bDL71NoM479xZqyX6GknjF3od2IGtzc4y7y9WIjLZ4ytZFK0XxyleISaD0yyTHb4TtpuDwtK/mJyLqimegx5A5V1rWrLotaP6j7wnztk0SeWUPp9tiPkHWdTfOzxfvO8wgxHKHWvbCRFFT8ae1dztjVn2KblsXyR6kWkAoWck7cWDTkgVZaR1fCwmiQMoz1XeENZpNdzy4sZdPqvnlgjjuxjOAtxgCkWz+sRlW0xsOenVuu9xTBAxKeujFzSZvfM/F14gEJyIyL/RpgOUOCbfFF+kKged2jZuUyV9RHuBmBP/vuG3mRvx+vpAkqefhPH36ES474aC7eoiXZcDpfRmHyiA9zYkQyAej28N8ldbVutkxeD3uQ7d7WZqywH/Cf11eC9nJNNoYl4C+q9wqx2n5Alg1vZ7Sd9W1BVhFJSrzcTDdbW3EOOaX+OVEH6JPHlyJDRPm7cDGeWOlXUZ60RlLuVzxZmoEAnl9GT1fW8bXOOwzP//t0ubMX6l25xPolz5Iq4= X-OriginatorOrg: cavium.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Jun 2017 21:57:21.1744 (UTC) X-MS-Exchange-CrossTenant-Id: 711e4ccf-2e9b-4bcf-a551-4094005b6194 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=711e4ccf-2e9b-4bcf-a551-4094005b6194; Ip=[50.232.66.26]; Helo=[CAEXCH02.caveonetworks.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN1PR07MB423 Subject: [dpdk-dev] [PATCH v3 2/2] net/qede: add Tx offloads for MPLS-in-UDP packets X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Sat, 17 Jun 2017 21:57:25 -0000 From: Harish Patil Add support for inner/outer L3/L4 TX csum offload for MPLS-in-UDP packets. The driver checks for PKT_TX_TUNNEL_MPLSINUDP in Tx ol_flags and updates TX BD elements with appropriate offsets/length of tunnel headers. The pseudo csum calculation is removed from qede_xmit_prep_pkts() since its not needed. Note: Some lines are exceeding 80 columns and is intentionally not fixed since it affects code readability. Signed-off-by: Harish Patil Signed-off-by: Rasesh Mody --- drivers/net/qede/qede_rxtx.c | 197 +++++++++++++++++++++++++++++++----------- drivers/net/qede/qede_rxtx.h | 3 +- 2 files changed, 150 insertions(+), 50 deletions(-) diff --git a/drivers/net/qede/qede_rxtx.c b/drivers/net/qede/qede_rxtx.c index f65c833..9efb860 100644 --- a/drivers/net/qede/qede_rxtx.c +++ b/drivers/net/qede/qede_rxtx.c @@ -1445,7 +1445,6 @@ static inline uint32_t qede_rx_cqe_to_tunn_pkt_type(uint16_t flags) uint64_t ol_flags; struct rte_mbuf *m; uint16_t i; - int ret; for (i = 0; i < nb_pkts; i++) { m = tx_pkts[i]; @@ -1478,14 +1477,6 @@ static inline uint32_t qede_rx_cqe_to_tunn_pkt_type(uint16_t flags) break; } #endif - /* TBD: pseudo csum calcuation required if - * ETH_TX_DATA_2ND_BD_L4_PSEUDO_CSUM_MODE not set? - */ - ret = rte_net_intel_cksum_prepare(m); - if (ret != 0) { - rte_errno = ret; - break; - } } #ifdef RTE_LIBRTE_QEDE_DEBUG_TX @@ -1496,6 +1487,27 @@ static inline uint32_t qede_rx_cqe_to_tunn_pkt_type(uint16_t flags) return i; } +#define MPLSINUDP_HDR_SIZE (12) + +#ifdef RTE_LIBRTE_QEDE_DEBUG_TX +static inline void +qede_mpls_tunn_tx_sanity_check(struct rte_mbuf *mbuf, + struct qede_tx_queue *txq) +{ + if (((mbuf->outer_l2_len + mbuf->outer_l3_len) / 2) > 0xff) + PMD_TX_LOG(ERR, txq, "tunn_l4_hdr_start_offset overflow\n"); + if (((mbuf->outer_l2_len + mbuf->outer_l3_len + + MPLSINUDP_HDR_SIZE) / 2) > 0xff) + PMD_TX_LOG(ERR, txq, "tunn_hdr_size overflow\n"); + if (((mbuf->l2_len - MPLSINUDP_HDR_SIZE) / 2) > + ETH_TX_DATA_2ND_BD_TUNN_INNER_L2_HDR_SIZE_W_MASK) + PMD_TX_LOG(ERR, txq, "inner_l2_hdr_size overflow\n"); + if (((mbuf->l2_len - MPLSINUDP_HDR_SIZE + mbuf->l3_len) / 2) > + ETH_TX_DATA_2ND_BD_L4_HDR_START_OFFSET_W_MASK) + PMD_TX_LOG(ERR, txq, "inner_l2_hdr_size overflow\n"); +} +#endif + uint16_t qede_xmit_pkts(void *p_txq, struct rte_mbuf **tx_pkts, uint16_t nb_pkts) { @@ -1510,9 +1522,10 @@ static inline uint32_t qede_rx_cqe_to_tunn_pkt_type(uint16_t flags) uint16_t nb_frags; uint16_t nb_pkt_sent = 0; uint8_t nbds; - bool ipv6_ext_flg; bool lso_flg; + bool mplsoudp_flg; __rte_unused bool tunn_flg; + bool tunn_ipv6_ext_flg; struct eth_tx_1st_bd *bd1; struct eth_tx_2nd_bd *bd2; struct eth_tx_3rd_bd *bd3; @@ -1529,6 +1542,10 @@ static inline uint32_t qede_rx_cqe_to_tunn_pkt_type(uint16_t flags) uint16_t mss; uint16_t bd3_bf; + uint8_t tunn_l4_hdr_start_offset; + uint8_t tunn_hdr_size; + uint8_t inner_l2_hdr_size; + uint16_t inner_l4_hdr_offset; if (unlikely(txq->nb_tx_avail < txq->tx_free_thresh)) { PMD_TX_LOG(DEBUG, txq, "send=%u avail=%u free_thresh=%u", @@ -1540,7 +1557,6 @@ static inline uint32_t qede_rx_cqe_to_tunn_pkt_type(uint16_t flags) bd_prod = rte_cpu_to_le_16(ecore_chain_get_prod_idx(&txq->tx_pbl)); while (nb_tx_pkts--) { /* Init flags/values */ - ipv6_ext_flg = false; tunn_flg = false; lso_flg = false; nbds = 0; @@ -1555,6 +1571,10 @@ static inline uint32_t qede_rx_cqe_to_tunn_pkt_type(uint16_t flags) bd2_bf2 = 0; mss = 0; bd3_bf = 0; + mplsoudp_flg = false; + tunn_ipv6_ext_flg = false; + tunn_hdr_size = 0; + tunn_l4_hdr_start_offset = 0; mbuf = *tx_pkts++; assert(mbuf); @@ -1566,20 +1586,18 @@ static inline uint32_t qede_rx_cqe_to_tunn_pkt_type(uint16_t flags) tx_ol_flags = mbuf->ol_flags; bd1_bd_flags_bf |= 1 << ETH_TX_1ST_BD_FLAGS_START_BD_SHIFT; -#define RTE_ETH_IS_IPV6_HDR_EXT(ptype) ((ptype) & RTE_PTYPE_L3_IPV6_EXT) - if (RTE_ETH_IS_IPV6_HDR_EXT(mbuf->packet_type)) { - ipv6_ext_flg = true; + /* TX prepare would have already checked supported tunnel Tx + * offloads. Don't rely on pkt_type marked by Rx, instead use + * tx_ol_flags to decide. + */ + if (((tx_ol_flags & PKT_TX_TUNNEL_MASK) == + PKT_TX_TUNNEL_VXLAN) || + ((tx_ol_flags & PKT_TX_TUNNEL_MASK) == + PKT_TX_TUNNEL_MPLSINUDP)) { + /* Check against max which is Tunnel IPv6 + ext */ if (unlikely(txq->nb_tx_avail < - ETH_TX_MIN_BDS_PER_IPV6_WITH_EXT_PKT)) - break; - } - - if (RTE_ETH_IS_TUNNEL_PKT(mbuf->packet_type)) { - if (ipv6_ext_flg) { - if (unlikely(txq->nb_tx_avail < - ETH_TX_MIN_BDS_PER_TUNN_IPV6_WITH_EXT_PKT)) + ETH_TX_MIN_BDS_PER_TUNN_IPV6_WITH_EXT_PKT)) break; - } tunn_flg = true; /* First indicate its a tunnel pkt */ bd1_bf |= ETH_TX_DATA_1ST_BD_TUNN_FLAG_MASK << @@ -1592,17 +1610,89 @@ static inline uint32_t qede_rx_cqe_to_tunn_pkt_type(uint16_t flags) bd1_bf ^= 1 << ETH_TX_DATA_1ST_BD_TUNN_FLAG_SHIFT; } + /* Outer IP checksum offload */ - if (tx_ol_flags & PKT_TX_OUTER_IP_CKSUM) { + if (tx_ol_flags & (PKT_TX_OUTER_IP_CKSUM | + PKT_TX_OUTER_IPV4)) { bd1_bd_flags_bf |= ETH_TX_1ST_BD_FLAGS_TUNN_IP_CSUM_MASK << ETH_TX_1ST_BD_FLAGS_TUNN_IP_CSUM_SHIFT; } - /* Outer UDP checksum offload */ - bd1_bd_flags_bf |= - ETH_TX_1ST_BD_FLAGS_TUNN_L4_CSUM_MASK << - ETH_TX_1ST_BD_FLAGS_TUNN_L4_CSUM_SHIFT; - } + + /** + * Currently, only inner checksum offload in MPLS-in-UDP + * tunnel with one MPLS label is supported. Both outer + * and inner layers lengths need to be provided in + * mbuf. + */ + if ((tx_ol_flags & PKT_TX_TUNNEL_MASK) == + PKT_TX_TUNNEL_MPLSINUDP) { + mplsoudp_flg = true; +#ifdef RTE_LIBRTE_QEDE_DEBUG_TX + qede_mpls_tunn_tx_sanity_check(mbuf, txq); +#endif + /* Outer L4 offset in two byte words */ + tunn_l4_hdr_start_offset = + (mbuf->outer_l2_len + mbuf->outer_l3_len) / 2; + /* Tunnel header size in two byte words */ + tunn_hdr_size = (mbuf->outer_l2_len + + mbuf->outer_l3_len + + MPLSINUDP_HDR_SIZE) / 2; + /* Inner L2 header size in two byte words */ + inner_l2_hdr_size = (mbuf->l2_len - + MPLSINUDP_HDR_SIZE) / 2; + /* Inner L4 header offset from the beggining + * of inner packet in two byte words + */ + inner_l4_hdr_offset = (mbuf->l2_len - + MPLSINUDP_HDR_SIZE + mbuf->l3_len) / 2; + + /* TODO: There's no DPDK flag to request outer + * L4 checksum offload, so we don't do it. + * bd1_bd_flags_bf |= + * ETH_TX_1ST_BD_FLAGS_TUNN_L4_CSUM_MASK << + * ETH_TX_1ST_BD_FLAGS_TUNN_L4_CSUM_SHIFT; + */ + /* Inner L2 size and address type */ + bd2_bf1 |= (inner_l2_hdr_size & + ETH_TX_DATA_2ND_BD_TUNN_INNER_L2_HDR_SIZE_W_MASK) << + ETH_TX_DATA_2ND_BD_TUNN_INNER_L2_HDR_SIZE_W_SHIFT; + bd2_bf1 |= (UNICAST_ADDRESS & + ETH_TX_DATA_2ND_BD_TUNN_INNER_ETH_TYPE_MASK) << + ETH_TX_DATA_2ND_BD_TUNN_INNER_ETH_TYPE_SHIFT; + /* Treated as IPv6+Ext */ + bd2_bf1 |= + 1 << ETH_TX_DATA_2ND_BD_TUNN_IPV6_EXT_SHIFT; + + /* Mark inner IPv6 if present */ + if (tx_ol_flags & PKT_TX_IPV6) + bd2_bf1 |= + 1 << ETH_TX_DATA_2ND_BD_TUNN_INNER_IPV6_SHIFT; + + /* Inner L4 offsets */ + if ((tx_ol_flags & (PKT_TX_IPV4 | PKT_TX_IPV6)) && + (tx_ol_flags & (PKT_TX_UDP_CKSUM | + PKT_TX_TCP_CKSUM))) { + /* Determines if BD3 is needed */ + tunn_ipv6_ext_flg = true; + if ((tx_ol_flags & PKT_TX_L4_MASK) == + PKT_TX_UDP_CKSUM) { + bd2_bf1 |= + 1 << ETH_TX_DATA_2ND_BD_L4_UDP_SHIFT; + } + + /* TODO other pseudo checksum modes are + * not supported + */ + bd2_bf1 |= + ETH_L4_PSEUDO_CSUM_CORRECT_LENGTH << + ETH_TX_DATA_2ND_BD_L4_PSEUDO_CSUM_MODE_SHIFT; + bd2_bf2 |= (inner_l4_hdr_offset & + ETH_TX_DATA_2ND_BD_L4_HDR_START_OFFSET_W_MASK) << + ETH_TX_DATA_2ND_BD_L4_HDR_START_OFFSET_W_SHIFT; + } + } /* End MPLSoUDP */ + } /* End Tunnel handling */ if (tx_ol_flags & PKT_TX_TCP_SEG) { lso_flg = true; @@ -1646,14 +1736,10 @@ static inline uint32_t qede_rx_cqe_to_tunn_pkt_type(uint16_t flags) 1 << ETH_TX_1ST_BD_FLAGS_IP_CSUM_SHIFT; /* L4 checksum offload (tcp or udp) */ - if (tx_ol_flags & (PKT_TX_TCP_CKSUM | PKT_TX_UDP_CKSUM)) + if ((tx_ol_flags & (PKT_TX_IPV4 | PKT_TX_IPV6)) && + (tx_ol_flags & (PKT_TX_UDP_CKSUM | PKT_TX_TCP_CKSUM))) { bd1_bd_flags_bf |= 1 << ETH_TX_1ST_BD_FLAGS_L4_CSUM_SHIFT; - - if (ipv6_ext_flg) { - /* TBD: check pseudo csum if tx_prepare not called? */ - bd2_bf1 |= ETH_L4_PSEUDO_CSUM_ZERO_LENGTH << - ETH_TX_DATA_2ND_BD_L4_PSEUDO_CSUM_MODE_SHIFT; } /* Fill the entry in the SW ring and the BDs in the FW ring */ @@ -1667,12 +1753,12 @@ static inline uint32_t qede_rx_cqe_to_tunn_pkt_type(uint16_t flags) /* Map MBUF linear data for DMA and set in the BD1 */ QEDE_BD_SET_ADDR_LEN(bd1, rte_mbuf_data_dma_addr(mbuf), - mbuf->data_len); - bd1->data.bitfields = bd1_bf; + mbuf->data_len); + bd1->data.bitfields = rte_cpu_to_le_16(bd1_bf); bd1->data.bd_flags.bitfields = bd1_bd_flags_bf; bd1->data.vlan = vlan; - if (lso_flg || ipv6_ext_flg) { + if (lso_flg || mplsoudp_flg) { bd2 = (struct eth_tx_2nd_bd *)ecore_chain_produce (&txq->tx_pbl); memset(bd2, 0, sizeof(struct eth_tx_2nd_bd)); @@ -1685,16 +1771,30 @@ static inline uint32_t qede_rx_cqe_to_tunn_pkt_type(uint16_t flags) QEDE_BD_SET_ADDR_LEN(bd2, (hdr_size + rte_mbuf_data_dma_addr(mbuf)), mbuf->data_len - hdr_size); - bd2->data.bitfields1 = bd2_bf1; - bd2->data.bitfields2 = bd2_bf2; - + bd2->data.bitfields1 = rte_cpu_to_le_16(bd2_bf1); + if (mplsoudp_flg) { + bd2->data.bitfields2 = + rte_cpu_to_le_16(bd2_bf2); + /* Outer L3 size */ + bd2->data.tunn_ip_size = + rte_cpu_to_le_16(mbuf->outer_l3_len); + } /* BD3 */ - bd3 = (struct eth_tx_3rd_bd *)ecore_chain_produce - (&txq->tx_pbl); - memset(bd3, 0, sizeof(struct eth_tx_3rd_bd)); - nbds++; - bd3->data.bitfields = bd3_bf; - bd3->data.lso_mss = mss; + if (lso_flg || (mplsoudp_flg && tunn_ipv6_ext_flg)) { + bd3 = (struct eth_tx_3rd_bd *) + ecore_chain_produce(&txq->tx_pbl); + memset(bd3, 0, sizeof(struct eth_tx_3rd_bd)); + nbds++; + bd3->data.bitfields = rte_cpu_to_le_16(bd3_bf); + if (lso_flg) + bd3->data.lso_mss = mss; + if (mplsoudp_flg) { + bd3->data.tunn_l4_hdr_start_offset_w = + tunn_l4_hdr_start_offset; + bd3->data.tunn_hdr_size_w = + tunn_hdr_size; + } + } } /* Handle fragmented MBUF */ @@ -1709,8 +1809,7 @@ static inline uint32_t qede_rx_cqe_to_tunn_pkt_type(uint16_t flags) rte_cpu_to_le_16(ecore_chain_get_prod_idx(&txq->tx_pbl)); #ifdef RTE_LIBRTE_QEDE_DEBUG_TX print_tx_bd_info(txq, bd1, bd2, bd3, tx_ol_flags); - PMD_TX_LOG(INFO, txq, "lso=%d tunn=%d ipv6_ext=%d\n", - lso_flg, tunn_flg, ipv6_ext_flg); + PMD_TX_LOG(INFO, txq, "lso=%d tunn=%d", lso_flg, tunn_flg); #endif nb_pkt_sent++; txq->xmit_pkts++; diff --git a/drivers/net/qede/qede_rxtx.h b/drivers/net/qede/qede_rxtx.h index 3f38d0f..b551fd6 100644 --- a/drivers/net/qede/qede_rxtx.h +++ b/drivers/net/qede/qede_rxtx.h @@ -135,7 +135,8 @@ #define QEDE_TX_OFFLOAD_MASK (QEDE_TX_CSUM_OFFLOAD_MASK | \ PKT_TX_QINQ_PKT | \ PKT_TX_VLAN_PKT | \ - PKT_TX_TUNNEL_VXLAN) + PKT_TX_TUNNEL_VXLAN | \ + PKT_TX_TUNNEL_MPLSINUDP) #define QEDE_TX_OFFLOAD_NOTSUP_MASK \ (PKT_TX_OFFLOAD_MASK ^ QEDE_TX_OFFLOAD_MASK) -- 1.7.10.3