From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from NAM01-BN3-obe.outbound.protection.outlook.com (mail-bn3nam01on0052.outbound.protection.outlook.com [104.47.33.52]) by dpdk.org (Postfix) with ESMTP id 99A061B186 for ; Fri, 5 Oct 2018 15:01:55 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=t56chZDqepCyAhI2QTLFGjjgP9Jox1mCg4O/DUkTAXo=; b=NTXReV5YWyeeqCyoUJ+0WjGnn82MlkoTsk0d+rYe6qHnA0QZxF+I8KwzaTtbjCHwDOPKKr34nxR+kBi1kpiA3YJF5cOUGlGmmB5W0sEjhsu9IL+he5RnvZPuvAyIJUuDVTy1tCJhNZATC/1kv7UfvFvjwcJgRiOOIIXn+/cgkHs= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=Anoob.Joseph@cavium.com; Received: from ajoseph83.caveonetworks.com.com (115.113.156.2) by SN6PR07MB4910.namprd07.prod.outlook.com (2603:10b6:805:39::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1207.21; Fri, 5 Oct 2018 13:01:49 +0000 From: Anoob Joseph To: Akhil Goyal , Pablo de Lara , Thomas Monjalon Cc: Ragothaman Jayaraman , Jerin Jacob , Narayana Prasad , dev@dpdk.org, Ankur Dwivedi , Anoob Joseph , Murthy NSSR , Nithin Dabilpuram , Srisivasubramanian S , Tejasree Kondoj Date: Fri, 5 Oct 2018 18:29:12 +0530 Message-Id: <1538744363-30340-22-git-send-email-anoob.joseph@caviumnetworks.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1538744363-30340-1-git-send-email-anoob.joseph@caviumnetworks.com> References: <1536033560-21541-1-git-send-email-ajoseph@caviumnetworks.com> <1538744363-30340-1-git-send-email-anoob.joseph@caviumnetworks.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [115.113.156.2] X-ClientProxiedBy: MA1PR0101CA0036.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a00:22::22) To SN6PR07MB4910.namprd07.prod.outlook.com (2603:10b6:805:39::16) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 24e837b4-ec4a-4245-d9a6-08d62ac2b964 X-Microsoft-Antispam: BCL:0; PCL:0; RULEID:(7020095)(4652040)(8989299)(4534185)(7168020)(4627221)(201703031133081)(201702281549075)(8990200)(5600074)(711020)(2017052603328)(7153060)(7193020); SRVR:SN6PR07MB4910; X-Microsoft-Exchange-Diagnostics: 1; SN6PR07MB4910; 3:2JidKBKMikUg3EbKiCknaPpkXNfuKIpK2zwpOne/0o8no4bPJmLn3r0L8TItQOMhRN1yWu5HL2gUsmXb8kKT1YX2WPzOHoFmEaSSSDDUAj4LmwOVibDMrjzAJvXXk4Zf/HSEBCsjcsQVrXYqHaUBrSoEaDdUx1QOQJH6+gJ0f43Mcc0bhWUr6uTijX89+9NSid2aJ9kSen31Xk9YF/8/18XFwplNgGFjvC0oe7DE71Kskftfcm3wUIv3q9vksHmL; 25:Eg/CRXGIhdknAF+c9Lx/lkrLQSUR4tO7Q8AZJkmAIHzJC5tRg4I5hABu/yg79Ua/So0L9mHUdOQvG8ADryHz2CUinmVePjXs5G7ndM70RNkl7MYZwrVqfsJ0gl52Zjmt7TVkwg+DFbLGdaur1H+yflHtp7hShC+vz7tFVM1iTKwm5F4HWuE+6b9/AQLaqzbF+kEffAeNXb3jMHaHZiOI6SUIzuQVUOjRVnbPYmwIdshJT+SZjKy0KyQU41ybnFjt8HLk+otFTurAxjJbE9KAuiIjFicK6HqsI4pX1YmBbNqq5irNRcK5PaURo1VZQi6vTN8H7/0DzuUVWf5o03i5Sw==; 31:gHS+gZV3bLJDbUqIQtL2EWDGZRMWT4+iQOV8Pw7h45ukcdM9/GIbS+e3jkcNAlDi3e4+em6WMZyvQWwuprn16FCB8Opoij5f1jVkuAWp4SEqYF9MRhV43MHzqoRGMxCyJLQhDGhWBa/aapMSRJXT+1E0H9wZiJxKrBqGa6xNxLgPstj6Vh8NSYUi77uVHPd4mNCg7CptCiQebAkQxYeCcr+2IAaHtoCYcy3QJHTHybM= X-MS-TrafficTypeDiagnostic: SN6PR07MB4910: X-Microsoft-Exchange-Diagnostics: 1; SN6PR07MB4910; 20:iN4sus3rWbGmT3FrwcguUtQ0AY44rP62ViH0yIYPBIVVtkxVo1+T9yxNhvX296adFibrroQJgpJiZVRnvx5ZWZtOBS03Lr4Khg2DnghQP5s4ByI/wG0o0ABGYVc8P8adACuNHHukUs8Mz5ERNPWibtYrtDUUKdAh+Qrihu26MQcasqW0MQbiF/SmNIUc2nworefQMFQQQKv2PEcBlG/vWt1EFr0HDl0Jm33f1Qs1s12VdYgBskzeiR62LPl60F1lHbW6Ata/1ua3QTflufYw21V7NyV/4K9ETLJoqN+S8IIuu92UBuojOjZyB1FiMGqANsMSfrz86vOc6gBN+QwWfgM0H3qiOTe31nI2JIEQeei+0B5mJKoK95MdOOH5isJIdJG/yZXcikTk7vu0NwRmGQRESfUZYRZ1Tby2KA7PFZdq74EfBpVQi9/UOPPacpp6thAqUBd7aqWIMalAVJUvG5Yr3MBFqLgzdGkld7TkpQR2GIkBog3fyFntJKntdU38BM1GEDAzcUzyYrofrBir4d+19BvFNo0ueKbV/r7DIanleusZj4i7M4LKBFPtHbM5K5pGMsZ1kjeejgQeagCKq+LGi+fxaOK0WdgN5PGU0ng=; 4:Y+wTUa923iJhevvQbmjal6U9a1ZLVAyydtxS5LOTF4ROb8ly5+ow79Wx+iB/RtVf/9kqcusCOgDdDJozQ3+pJN1Mo7slk8ok+isAD0OrPc2UqVj38E//mBejsxcGUjohteUQMCORvxARFjen+zRowlBAt2FQBapjvT0zRVQ0itZdJRruPfdug2kZrkDk30I/yDUiowoKjYC78PaiUbY1IYfB7a0qwv6OWBwVXX4+XdmJ94iCZozf8SrpRAUmaTVsp3X4N9SFG9ME0Grbyf3XQQ== X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(8121501046)(5005006)(3002001)(3231355)(944501410)(52105095)(10201501046)(93006095)(149066)(150057)(6041310)(20161123564045)(20161123558120)(20161123560045)(20161123562045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(201708071742011)(7699051); SRVR:SN6PR07MB4910; BCL:0; PCL:0; RULEID:; SRVR:SN6PR07MB4910; X-Forefront-PRVS: 0816F1D86E X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(376002)(39860400002)(346002)(136003)(396003)(366004)(199004)(189003)(51416003)(76176011)(11346002)(50226002)(25786009)(8936002)(48376002)(305945005)(186003)(16526019)(110136005)(6486002)(3846002)(446003)(52116002)(6116002)(81156014)(8676002)(97736004)(5660300001)(50466002)(4326008)(956004)(42882007)(2616005)(68736007)(478600001)(54906003)(7736002)(81166006)(6666003)(16586007)(107886003)(26005)(55236004)(66066001)(386003)(47776003)(6512007)(72206003)(44832011)(476003)(316002)(14444005)(36756003)(4744004)(105586002)(106356001)(486006)(6506007)(2906002)(53936002); DIR:OUT; SFP:1101; SCL:1; SRVR:SN6PR07MB4910; H:ajoseph83.caveonetworks.com.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; Received-SPF: None (protection.outlook.com: cavium.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; SN6PR07MB4910; 23:AEfljl2kWuw4iLx++TpgvCQm5/vpYcCfxtRkvymBO?= =?us-ascii?Q?7qtkK5Ow8ZBFGiRqRrc81885tl8vGN0wvYwi+jCu+oojl8Qu5c3shCmVkZz4?= =?us-ascii?Q?7JVTqmqsgpK3Lk5JsihWtMSEuTWHHJvPf/gfjApXEST4cjpBe/+XQFnw7QQt?= =?us-ascii?Q?YlikFM6rH0YN9HrzVaHi1D8pWr9En15kuJYN7urveRy/bSLzMHHPP9DUPhpe?= =?us-ascii?Q?/OwwFmCPBvcgxuveyfmrJzrK2Xh2pk6pRSZyU421v2Ro2Hvg7nGD5jsGlQdZ?= =?us-ascii?Q?9iPgnRULlCN/5YB6n8w+CFaIv52vTAqJ7PZLo4318t/NwUhUdcWgHWp1d4kK?= =?us-ascii?Q?ouirCkeafE9WrUxN2kGjTHQiz5GZxMQFHetC6HEYZUmlSWnOqw8zcFeJpPYk?= =?us-ascii?Q?5sBumWk281gSH/3FaWIEk/DYntfkrgNZ/AzRni2GDbFHOmpw+6VUGP1sfKKI?= =?us-ascii?Q?TaHKX5L74/4k6et9l+NBCg6x7Fqd6j/SpZ6RNk1CoeRtVs9he22Z4EDBrM9h?= =?us-ascii?Q?qFW3nfjBs1n3nQVpBZabR3lTwR2J5MvooYj2JyVU1zGfQu6DSUDrHkRQzf/r?= =?us-ascii?Q?0ai+yTeuaUFvgif3jXeTOCTYoMK5607GKlfjWfPnnOmbKFxnuTraHzw1IcJo?= =?us-ascii?Q?dDySS81cRlsiisLHCEIfaWX9koWsUIWdxkWkTgjJ/OpyYxZiMAFKWUPgY2wk?= =?us-ascii?Q?Ky11xm47h33Tbtr1j5dVyontkOQWWxmPRZyrHMh+3Cy8wx+21pwwF0vbt7A/?= =?us-ascii?Q?oi43drY4eviYsGRaC3Fd4SmKn3fibYoOZ8/eFQZRqlRJrvrjaBoN2XgqC6NM?= =?us-ascii?Q?j951/tGSrMJZrUu/BsMnnZs4rFz+ZxZtHiP1XIunGaWtLwYcXn078fyyZrDt?= =?us-ascii?Q?+A1jCDRIZq5iDTesrLd/vTQW22vDpG22ulSw/Vl3N/ntVQstBP+YFGvndQvd?= =?us-ascii?Q?9ogH/YHJLE14YA/6OfciAlRS5QdYUbNQZ2O+s7nJ1mvX2uB04sd6M7MHby+m?= =?us-ascii?Q?YCU0RM+M8G/uc0+0ihJFU/0Rk9QzbGFqAL6BfI0bplfZgaxFq0+YmV2+zxz0?= =?us-ascii?Q?36G7FQT6YOJbCfqL5OoYd6BHU/dWnS5WaNO9yhdmXlwlPUmUmJ3v+gIbLv4Y?= =?us-ascii?Q?RZEBKg/nz1PlmVsnSXh/g2SNZQjMV+6uNfeAW+Hm0vyBnXVw0SVNV3+CSO17?= =?us-ascii?Q?9g9eraKtVOOu8Ev8jGPyVvWDE2xl7vW8fgMSCWwvZY+kPS8FhishfDxy6fZ4?= =?us-ascii?Q?AEpjc0sCwHxDJaflwV/kT9gjrlDs6WrIij//WNROEZagmop73S0Uta/6JXb3?= =?us-ascii?Q?uk3rarZyn2/B2bQ6gVVwIs=3D?= X-Microsoft-Antispam-Message-Info: Z0imdQOJl+L/kHr6jIDAzu52ZFaZu3aOCkNE/r3i2XA2nwvgeemOPV+pBQ7nJRR5fe/eWBFrMoOy5MTzNT8/NqsbX9sqpMq0BjnlTMws/TaYMOI6jaLJBwtACSytX9TgqzUbYoWBBesyghFZ+4krF70PhUPcsQODqLZ9P3aiCP8VCupaOMwLQDkezHtZzqsMLKwVN3vJ/UtwZwKSnVciQrdYGbdEmk4j42mPLGgzFjnbjl1mCMBZ/eNaMoE6XnIYVrHJPXNPVD0Rmt10wL1iGUNSaauMSM3ALN/hSmHcdEVF/A+3Y6L1PrtGl7OtmSzakgq8ckOVv+vW2B0jQ88VEL0BlaUcLjoHmJm2wvVmCeU= X-Microsoft-Exchange-Diagnostics: 1; SN6PR07MB4910; 6:uUQg63cFqW0PxVjE0PnGHaiVVS8zLKxatnu0Hxt1v5Wu2k6GeI72ouUlf/4awktPjXzK+URBFaIfpqV3qCe6HI1p9owviiqBYCO2lCUxBhmhlAN6/tbhhhV0Jx0RWQddEkPShWPr8vDpcAxjs36GcIHkzjb0iMp1ULfHqo81KRbJkqEFtsEFaJKkZOpoYdZanJyDoZKGVtqPysuT80QTfXbHLYn930m7EYZsbqbgQg7d/HjhIHc+It1XkuGf/2VKBPmnfSfpkVxGkKq3lOqCDhzvLmrWgVDdJ8K1u5t+/be5P/Tuz0hBYj5kb7ZtSMSLxBrxwY5D33iwiQMUnHOBC/cMChGoTc19Km37kO2HDA7EO0J1UjiBZYHOCLtCv87RG5AtmRizTnvM+krz0BNUCprVDWX/na70L7Ka2FO28B0cS3dYFZGcM52Ju2T93joWB+0nGzKvd2rtebOzDNn7og==; 5:pg7elfiwPm0D84ZX0Ha5VdgOymum6sJOImgS+7dMoV+ZR9ZXWwTH5EAmiHWoWgbHof2J0xetCRUeKSHqoVbRwKuTo5mnTzE4UQ42GkhltaHcn8O1/zOeHQgLZEmBFVWnbPp1A/dCJK7EI8c74q8OJGxxsAC70ZeSq0N2C+hVavU=; 7:LezAzXWC8pVJdjVdgZcU1c7LtIR2NCd1LGwV7+rOQ73j2t/2erc/L504z792P1uHfD6o2K9YffvteCa+JlzOKnzFF2OkRu+QWjoM821M0TwdTOGZZWX2HYtFSmT+1+TtgTlZj7DP9eH+b3hgCmc7DxovffTul/+c+sDZwaKypWFFZVZa5xbaY/jimVoLcp6N3R3L65Do6Ore07HYMSevJFc9lQQ5ILolUGO+S64AcpcJL4yEWxfRsUGGDQSoWF1k SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: caviumnetworks.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 Oct 2018 13:01:49.3274 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 24e837b4-ec4a-4245-d9a6-08d62ac2b964 X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 711e4ccf-2e9b-4bcf-a551-4094005b6194 X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN6PR07MB4910 Subject: [dpdk-dev] [PATCH v3 21/32] common/cpt: add microcode interface for decryption X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 05 Oct 2018 13:01:56 -0000 From: Ragothaman Jayaraman Adding microcode interface additions for supporting decryption. Signed-off-by: Ankur Dwivedi Signed-off-by: Anoob Joseph Signed-off-by: Murthy NSSR Signed-off-by: Nithin Dabilpuram Signed-off-by: Ragothaman Jayaraman Signed-off-by: Srisivasubramanian S Signed-off-by: Tejasree Kondoj --- drivers/common/cpt/cpt_ucode.h | 417 +++++++++++++++++++++++++++++++++++++++++ 1 file changed, 417 insertions(+) diff --git a/drivers/common/cpt/cpt_ucode.h b/drivers/common/cpt/cpt_ucode.h index f5247d5..9d4d4c8 100644 --- a/drivers/common/cpt/cpt_ucode.h +++ b/drivers/common/cpt/cpt_ucode.h @@ -844,6 +844,420 @@ cpt_enc_hmac_prep(uint32_t flags, return 0; } +static __rte_always_inline int +cpt_dec_hmac_prep(uint32_t flags, + uint64_t d_offs, + uint64_t d_lens, + fc_params_t *fc_params, + void *op, + void **prep_req) +{ + uint32_t iv_offset = 0, size; + int32_t inputlen, outputlen, enc_dlen, auth_dlen; + struct cpt_ctx *cpt_ctx; + int32_t hash_type, mac_len, m_size; + uint8_t iv_len = 16; + struct cpt_request_info *req; + buf_ptr_t *meta_p, *aad_buf = NULL; + uint32_t encr_offset, auth_offset; + uint32_t encr_data_len, auth_data_len, aad_len = 0; + uint32_t passthrough_len = 0; + void *m_vaddr, *offset_vaddr; + uint64_t m_dma, offset_dma, ctx_dma; + opcode_info_t opcode; + vq_cmd_word0_t vq_cmd_w0; + vq_cmd_word3_t vq_cmd_w3; + void *c_vaddr; + uint64_t c_dma; + + meta_p = &fc_params->meta_buf; + m_vaddr = meta_p->vaddr; + m_dma = meta_p->dma_addr; + m_size = meta_p->size; + + encr_offset = ENCR_OFFSET(d_offs); + auth_offset = AUTH_OFFSET(d_offs); + encr_data_len = ENCR_DLEN(d_lens); + auth_data_len = AUTH_DLEN(d_lens); + + if (unlikely(flags & VALID_AAD_BUF)) { + /* + * We dont support both aad + * and auth data separately + */ + auth_data_len = 0; + auth_offset = 0; + aad_len = fc_params->aad_buf.size; + aad_buf = &fc_params->aad_buf; + } + + cpt_ctx = fc_params->ctx_buf.vaddr; + hash_type = cpt_ctx->hash_type; + mac_len = cpt_ctx->mac_len; + + if (hash_type == GMAC_TYPE) + encr_data_len = 0; + + if (unlikely(!(flags & VALID_IV_BUF))) { + iv_len = 0; + iv_offset = ENCR_IV_OFFSET(d_offs); + } + + if (unlikely(flags & VALID_AAD_BUF)) { + /* + * When AAD is given, data above encr_offset is pass through + * Since AAD is given as separate pointer and not as offset, + * this is a special case as we need to fragment input data + * into passthrough + encr_data and then insert AAD in between. + */ + if (hash_type != GMAC_TYPE) { + passthrough_len = encr_offset; + auth_offset = passthrough_len + iv_len; + encr_offset = passthrough_len + aad_len + iv_len; + auth_data_len = aad_len + encr_data_len; + } else { + passthrough_len = 16 + aad_len; + auth_offset = passthrough_len + iv_len; + auth_data_len = aad_len; + } + } else { + encr_offset += iv_len; + auth_offset += iv_len; + } + + /* + * Save initial space that followed app data for completion code & + * alternate completion code to fall in same cache line as app data + */ + m_vaddr = (uint8_t *)m_vaddr + COMPLETION_CODE_SIZE; + m_dma += COMPLETION_CODE_SIZE; + size = (uint8_t *)RTE_PTR_ALIGN((uint8_t *)m_vaddr, 16) - + (uint8_t *)m_vaddr; + c_vaddr = (uint8_t *)m_vaddr + size; + c_dma = m_dma + size; + size += sizeof(cpt_res_s_t); + + m_vaddr = (uint8_t *)m_vaddr + size; + m_dma += size; + m_size -= size; + + /* start cpt request info structure at 8 byte alignment */ + size = (uint8_t *)RTE_PTR_ALIGN(m_vaddr, 8) - + (uint8_t *)m_vaddr; + + req = (struct cpt_request_info *)((uint8_t *)m_vaddr + size); + + size += sizeof(struct cpt_request_info); + m_vaddr = (uint8_t *)m_vaddr + size; + m_dma += size; + m_size -= size; + + /* Decryption */ + opcode.s.major = CPT_MAJOR_OP_FC; + opcode.s.minor = 1; + + enc_dlen = encr_offset + encr_data_len; + auth_dlen = auth_offset + auth_data_len; + + if (auth_dlen > enc_dlen) { + inputlen = auth_dlen + mac_len; + outputlen = auth_dlen; + } else { + inputlen = enc_dlen + mac_len; + outputlen = enc_dlen; + } + + if (hash_type == GMAC_TYPE) + encr_offset = inputlen; + + vq_cmd_w0.u64 = 0; + vq_cmd_w0.s.param1 = rte_cpu_to_be_16(encr_data_len); + vq_cmd_w0.s.param2 = rte_cpu_to_be_16(auth_data_len); + + /* + * In 83XX since we have a limitation of + * IV & Offset control word not part of instruction + * and need to be part of Data Buffer, we check if + * head room is there and then only do the Direct mode processing + */ + if (likely((flags & SINGLE_BUF_INPLACE) && + (flags & SINGLE_BUF_HEADTAILROOM))) { + void *dm_vaddr = fc_params->bufs[0].vaddr; + uint64_t dm_dma_addr = fc_params->bufs[0].dma_addr; + /* + * This flag indicates that there is 24 bytes head room and + * 8 bytes tail room available, so that we get to do + * DIRECT MODE with limitation + */ + + offset_vaddr = (uint8_t *)dm_vaddr - OFF_CTRL_LEN - iv_len; + offset_dma = dm_dma_addr - OFF_CTRL_LEN - iv_len; + req->ist.ei1 = offset_dma; + + /* RPTR should just exclude offset control word */ + req->ist.ei2 = dm_dma_addr - iv_len; + + req->alternate_caddr = (uint64_t *)((uint8_t *)dm_vaddr + + outputlen - iv_len); + /* since this is decryption, + * don't touch the content of + * alternate ccode space as it contains + * hmac. + */ + + vq_cmd_w0.s.dlen = rte_cpu_to_be_16(inputlen + OFF_CTRL_LEN); + + vq_cmd_w0.s.opcode = rte_cpu_to_be_16(opcode.flags); + + if (likely(iv_len)) { + uint64_t *dest = (uint64_t *)((uint8_t *)offset_vaddr + + OFF_CTRL_LEN); + uint64_t *src = fc_params->iv_buf; + dest[0] = src[0]; + dest[1] = src[1]; + } + + *(uint64_t *)offset_vaddr = + rte_cpu_to_be_64(((uint64_t)encr_offset << 16) | + ((uint64_t)iv_offset << 8) | + ((uint64_t)auth_offset)); + + } else { + uint64_t dptr_dma, rptr_dma; + uint32_t g_size_bytes, s_size_bytes; + sg_comp_t *gather_comp; + sg_comp_t *scatter_comp; + uint8_t *in_buffer; + uint8_t i = 0; + + /* This falls under strict SG mode */ + offset_vaddr = m_vaddr; + offset_dma = m_dma; + size = OFF_CTRL_LEN + iv_len; + + m_vaddr = (uint8_t *)m_vaddr + size; + m_dma += size; + m_size -= size; + + opcode.s.major |= CPT_DMA_MODE; + + vq_cmd_w0.s.opcode = rte_cpu_to_be_16(opcode.flags); + + if (likely(iv_len)) { + uint64_t *dest = (uint64_t *)((uint8_t *)offset_vaddr + + OFF_CTRL_LEN); + uint64_t *src = fc_params->iv_buf; + dest[0] = src[0]; + dest[1] = src[1]; + } + + *(uint64_t *)offset_vaddr = + rte_cpu_to_be_64(((uint64_t)encr_offset << 16) | + ((uint64_t)iv_offset << 8) | + ((uint64_t)auth_offset)); + + /* DPTR has SG list */ + in_buffer = m_vaddr; + dptr_dma = m_dma; + + ((uint16_t *)in_buffer)[0] = 0; + ((uint16_t *)in_buffer)[1] = 0; + + /* TODO Add error check if space will be sufficient */ + gather_comp = (sg_comp_t *)((uint8_t *)m_vaddr + 8); + + /* + * Input Gather List + */ + i = 0; + + /* Offset control word that includes iv */ + i = fill_sg_comp(gather_comp, i, offset_dma, + OFF_CTRL_LEN + iv_len); + + /* Add input data */ + if (flags & VALID_MAC_BUF) { + size = inputlen - iv_len - mac_len; + if (size) { + /* input data only */ + if (unlikely(flags & SINGLE_BUF_INPLACE)) { + i = fill_sg_comp_from_buf_min( + gather_comp, i, + fc_params->bufs, + &size); + } else { + uint32_t aad_offset = aad_len ? + passthrough_len : 0; + + i = fill_sg_comp_from_iov(gather_comp, + i, + fc_params->src_iov, + 0, &size, + aad_buf, + aad_offset); + } + if (size) + return ERR_BAD_INPUT_ARG; + } + + /* mac data */ + if (mac_len) { + i = fill_sg_comp_from_buf(gather_comp, i, + &fc_params->mac_buf); + } + } else { + /* input data + mac */ + size = inputlen - iv_len; + if (size) { + if (unlikely(flags & SINGLE_BUF_INPLACE)) { + i = fill_sg_comp_from_buf_min( + gather_comp, i, + fc_params->bufs, + &size); + } else { + uint32_t aad_offset = aad_len ? + passthrough_len : 0; + + if (!fc_params->src_iov) + return ERR_BAD_INPUT_ARG; + + i = fill_sg_comp_from_iov( + gather_comp, i, + fc_params->src_iov, + 0, &size, + aad_buf, + aad_offset); + } + + if (size) + return ERR_BAD_INPUT_ARG; + } + } + ((uint16_t *)in_buffer)[2] = rte_cpu_to_be_16(i); + g_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t); + + /* + * Output Scatter List + */ + + i = 0; + scatter_comp = + (sg_comp_t *)((uint8_t *)gather_comp + g_size_bytes); + + /* Add iv */ + if (iv_len) { + i = fill_sg_comp(scatter_comp, i, + offset_dma + OFF_CTRL_LEN, + iv_len); + } + + /* Add output data */ + size = outputlen - iv_len; + if (size) { + if (unlikely(flags & SINGLE_BUF_INPLACE)) { + /* handle single buffer here */ + i = fill_sg_comp_from_buf_min(scatter_comp, i, + fc_params->bufs, + &size); + } else { + uint32_t aad_offset = aad_len ? + passthrough_len : 0; + + if (!fc_params->dst_iov) + return ERR_BAD_INPUT_ARG; + + i = fill_sg_comp_from_iov(scatter_comp, i, + fc_params->dst_iov, 0, + &size, aad_buf, + aad_offset); + } + + if (unlikely(size)) + return ERR_BAD_INPUT_ARG; + } + + ((uint16_t *)in_buffer)[3] = rte_cpu_to_be_16(i); + s_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t); + + size = g_size_bytes + s_size_bytes + SG_LIST_HDR_SIZE; + + /* This is DPTR len incase of SG mode */ + vq_cmd_w0.s.dlen = rte_cpu_to_be_16(size); + + m_vaddr = (uint8_t *)m_vaddr + size; + m_dma += size; + m_size -= size; + + /* cpt alternate completion address saved earlier */ + req->alternate_caddr = (uint64_t *)((uint8_t *)c_vaddr - 8); + *req->alternate_caddr = ~((uint64_t)COMPLETION_CODE_INIT); + rptr_dma = c_dma - 8; + size += COMPLETION_CODE_SIZE; + + req->ist.ei1 = dptr_dma; + req->ist.ei2 = rptr_dma; + } + + /* First 16-bit swap then 64-bit swap */ + /* TODO: HACK: Reverse the vq_cmd and cpt_req bit field definitions + * to eliminate all the swapping + */ + vq_cmd_w0.u64 = rte_cpu_to_be_64(vq_cmd_w0.u64); + + ctx_dma = fc_params->ctx_buf.dma_addr + + offsetof(struct cpt_ctx, fctx); + /* vq command w3 */ + vq_cmd_w3.u64 = 0; + vq_cmd_w3.s.grp = 0; + vq_cmd_w3.s.cptr = ctx_dma; + + /* 16 byte aligned cpt res address */ + req->completion_addr = (uint64_t *)((uint8_t *)c_vaddr); + *req->completion_addr = COMPLETION_CODE_INIT; + req->comp_baddr = c_dma; + + /* Fill microcode part of instruction */ + req->ist.ei0 = vq_cmd_w0.u64; + req->ist.ei3 = vq_cmd_w3.u64; + + req->op = op; + + *prep_req = req; + return 0; +} + +static __rte_always_inline void * +cpt_fc_dec_hmac_prep(uint32_t flags, + uint64_t d_offs, + uint64_t d_lens, + fc_params_t *fc_params, + void *op, int *ret_val) +{ + struct cpt_ctx *ctx = fc_params->ctx_buf.vaddr; + uint8_t fc_type; + void *prep_req = NULL; + int ret; + + fc_type = ctx->fc_type; + + if (likely(fc_type == FC_GEN)) { + ret = cpt_dec_hmac_prep(flags, d_offs, d_lens, + fc_params, op, &prep_req); + } else { + /* + * For AUTH_ONLY case, + * MC only supports digest generation and verification + * should be done in software by memcmp() + */ + + ret = ERR_EIO; + } + + if (unlikely(!prep_req)) + *ret_val = ret; + return prep_req; +} + static __rte_always_inline void *__hot cpt_fc_enc_hmac_prep(uint32_t flags, uint64_t d_offs, uint64_t d_lens, fc_params_t *fc_params, void *op, int *ret_val) @@ -1693,6 +2107,9 @@ fill_fc_params(struct rte_crypto_op *cop, if (cpt_op & CPT_OP_ENCODE) prep_req = cpt_fc_enc_hmac_prep(flags, d_offs, d_lens, &fc_params, op, op_ret); + else + prep_req = cpt_fc_dec_hmac_prep(flags, d_offs, d_lens, + &fc_params, op, op_ret); if (unlikely(!prep_req)) free_op_meta(mdata, cpt_m_info->cptvf_meta_pool); -- 2.7.4