DPDK patches and discussions
 help / color / mirror / Atom feed
From: Nicolas Chautru <nicolas.chautru@intel.com>
To: dev@dpdk.org
Cc: Nic Chautru <nicolas.chautru@intel.com>
Subject: [dpdk-dev] [PATCH v1 02/13] bbdev: expose device HARQ buffer size at device level
Date: Sun, 29 Mar 2020 13:18:09 -0700	[thread overview]
Message-ID: <1585513100-67277-3-git-send-email-nicolas.chautru@intel.com> (raw)
In-Reply-To: <1585513100-67277-1-git-send-email-nicolas.chautru@intel.com>

From: Nic Chautru <nicolas.chautru@intel.com>

This exposes the HARQ buffer size at the device driver level
instead of using the capability of a specific operation.

This is currently not yet used by a device until
future commit.

Signed-off-by: Nic Chautru <nicolas.chautru@intel.com>
---
 drivers/baseband/turbo_sw/bbdev_turbo_software.c | 2 +-
 lib/librte_bbdev/rte_bbdev.h                     | 2 ++
 lib/librte_bbdev/rte_bbdev_op.h                  | 2 --
 3 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/drivers/baseband/turbo_sw/bbdev_turbo_software.c b/drivers/baseband/turbo_sw/bbdev_turbo_software.c
index f2fe7a2..6d5e080 100644
--- a/drivers/baseband/turbo_sw/bbdev_turbo_software.c
+++ b/drivers/baseband/turbo_sw/bbdev_turbo_software.c
@@ -219,7 +219,6 @@ struct turbo_sw_queue {
 					RTE_BBDEV_LDPC_ITERATION_STOP_ENABLE,
 			.llr_size = 8,
 			.llr_decimals = 2,
-			.harq_memory_size = 0,
 			.num_buffers_src =
 					RTE_BBDEV_LDPC_MAX_CODE_BLOCKS,
 			.num_buffers_hard_out =
@@ -251,6 +250,7 @@ struct turbo_sw_queue {
 	dev_info->default_queue_conf = default_queue_conf;
 	dev_info->capabilities = bbdev_capabilities;
 	dev_info->min_alignment = 64;
+	dev_info->harq_buffer_size = 0;
 
 	rte_bbdev_log_debug("got device info from %u\n", dev->data->dev_id);
 }
diff --git a/lib/librte_bbdev/rte_bbdev.h b/lib/librte_bbdev/rte_bbdev.h
index b2da190..38d9d50 100644
--- a/lib/librte_bbdev/rte_bbdev.h
+++ b/lib/librte_bbdev/rte_bbdev.h
@@ -307,6 +307,8 @@ struct rte_bbdev_driver_info {
 	bool queue_intr_supported;
 	/** Minimum alignment of buffers, in bytes */
 	uint16_t min_alignment;
+	/** HARQ memory available in kB */
+	uint32_t harq_buffer_size;
 	/** Default queue configuration used if none is supplied  */
 	struct rte_bbdev_queue_conf default_queue_conf;
 	/** Device operation capabilities */
diff --git a/lib/librte_bbdev/rte_bbdev_op.h b/lib/librte_bbdev/rte_bbdev_op.h
index c8a354e..80f3934 100644
--- a/lib/librte_bbdev/rte_bbdev_op.h
+++ b/lib/librte_bbdev/rte_bbdev_op.h
@@ -712,8 +712,6 @@ struct rte_bbdev_op_cap_ldpc_dec {
 	int8_t llr_size;
 	/** LLR numbers of decimals bit for arithmetic representation */
 	int8_t llr_decimals;
-	/** Amount of memory for HARQ in external DDR in MB */
-	uint16_t harq_memory_size;
 	/** Num input code block buffers */
 	uint16_t num_buffers_src;
 	/** Num hard output code block buffers */
-- 
1.8.3.1


  parent reply	other threads:[~2020-03-29 20:19 UTC|newest]

Thread overview: 14+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-03-29 20:18 [dpdk-dev] [PATCH v1 00/13] drivers/baseband: PMD for FPGA 5GNR FEC Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 01/13] bbdev: add capability flag for filler bits inclusion in HARQ Nicolas Chautru
2020-03-29 20:18 ` Nicolas Chautru [this message]
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 03/13] drivers/baseband: add PMD for FPGA 5GNR FEC Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 04/13] baseband/fpga_5gnr_fec: add register definition file Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 05/13] baseband/fpga_5gnr_fec: add device info_get function Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 06/13] baseband/fpga_5gnr_fec: add queue configuration Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 07/13] baseband/fpga_5gnr_fec: add LDPC processing functions Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 08/13] baseband/fpga_5gnr_fec: add HW error capture Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 09/13] baseband/fpga_5gnr_fec: add debug functionality Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 10/13] baseband/fpga_5gnr_fec: add configure function Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 11/13] baseband/fpga_5gnr_fec: add harq loopback capability Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 12/13] baseband/fpga_5gnr_fec: add interrupt support Nicolas Chautru
2020-03-29 20:18 ` [dpdk-dev] [PATCH v1 13/13] doc: add feature matrix table for bbdev devices Nicolas Chautru

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1585513100-67277-3-git-send-email-nicolas.chautru@intel.com \
    --to=nicolas.chautru@intel.com \
    --cc=dev@dpdk.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).