From: Andre Muezerie <andremue@linux.microsoft.com>
To: Ajit Khaparde <ajit.khaparde@broadcom.com>,
Somnath Kotur <somnath.kotur@broadcom.com>,
John Daley <johndale@cisco.com>,
Hyong Youb Kim <hyonkim@cisco.com>,
Ian Stokes <ian.stokes@intel.com>,
Bruce Richardson <bruce.richardson@intel.com>,
Vladimir Medvedkin <vladimir.medvedkin@intel.com>,
Anatoly Burakov <anatoly.burakov@intel.com>,
Jingjing Wu <jingjing.wu@intel.com>,
Praveen Shetty <praveen.shetty@intel.com>,
Chaoyong He <chaoyong.he@corigine.com>,
Vamsi Attunuru <vattunuru@marvell.com>
Cc: dev@dpdk.org, Andre Muezerie <andremue@linux.microsoft.com>
Subject: [PATCH 4/6] drivers/net: make compatible with instruction set updates for MSVC
Date: Mon, 24 Feb 2025 13:01:17 -0800 [thread overview]
Message-ID: <1740430879-17874-5-git-send-email-andremue@linux.microsoft.com> (raw)
In-Reply-To: <1740430879-17874-1-git-send-email-andremue@linux.microsoft.com>
Top level 'cc_avx2_flags' was created and holds the correct flags
depending on the compiler used.
Signed-off-by: Andre Muezerie <andremue@linux.microsoft.com>
---
drivers/net/bnxt/meson.build | 2 +-
drivers/net/enic/meson.build | 2 +-
drivers/net/intel/i40e/meson.build | 2 +-
drivers/net/intel/iavf/meson.build | 2 +-
drivers/net/intel/ice/meson.build | 2 +-
drivers/net/intel/idpf/meson.build | 2 +-
drivers/net/nfp/meson.build | 2 +-
drivers/net/octeon_ep/meson.build | 4 ++--
8 files changed, 9 insertions(+), 9 deletions(-)
diff --git a/drivers/net/bnxt/meson.build b/drivers/net/bnxt/meson.build
index e26cf13a65..fd82d0c409 100644
--- a/drivers/net/bnxt/meson.build
+++ b/drivers/net/bnxt/meson.build
@@ -65,7 +65,7 @@ if arch_subdir == 'x86'
static_rte_bus_pci,
static_rte_kvargs, static_rte_hash],
include_directories: includes,
- c_args: [cflags, '-mavx2'])
+ c_args: [cflags, cc_avx2_flags])
objs += bnxt_avx2_lib.extract_objects('bnxt_rxtx_vec_avx2.c')
elif arch_subdir == 'arm' and dpdk_conf.get('RTE_ARCH_64')
sources += files('bnxt_rxtx_vec_neon.c')
diff --git a/drivers/net/enic/meson.build b/drivers/net/enic/meson.build
index 1e26338350..cfe5ec170a 100644
--- a/drivers/net/enic/meson.build
+++ b/drivers/net/enic/meson.build
@@ -38,7 +38,7 @@ if dpdk_conf.has('RTE_ARCH_X86_64')
'enic_rxtx_vec_avx2.c',
dependencies: [static_rte_ethdev, static_rte_bus_pci],
include_directories: includes,
- c_args: [cflags, '-mavx2'])
+ c_args: [cflags, cc_avx2_flags])
objs += enic_avx2_lib.extract_objects('enic_rxtx_vec_avx2.c')
endif
diff --git a/drivers/net/intel/i40e/meson.build b/drivers/net/intel/i40e/meson.build
index ffa40c5d64..2973ed1a01 100644
--- a/drivers/net/intel/i40e/meson.build
+++ b/drivers/net/intel/i40e/meson.build
@@ -49,7 +49,7 @@ if arch_subdir == 'x86'
'i40e_rxtx_vec_avx2.c',
dependencies: [static_rte_ethdev, static_rte_kvargs, static_rte_hash],
include_directories: includes,
- c_args: [cflags, '-mavx2'])
+ c_args: [cflags, cc_avx2_flags])
objs += i40e_avx2_lib.extract_objects('i40e_rxtx_vec_avx2.c')
if cc_has_avx512
diff --git a/drivers/net/intel/iavf/meson.build b/drivers/net/intel/iavf/meson.build
index 19cd1cfbc8..f7eac7c57a 100644
--- a/drivers/net/intel/iavf/meson.build
+++ b/drivers/net/intel/iavf/meson.build
@@ -37,7 +37,7 @@ if arch_subdir == 'x86'
'iavf_rxtx_vec_avx2.c',
dependencies: [static_rte_ethdev],
include_directories: includes,
- c_args: [cflags, '-mavx2'])
+ c_args: [cflags, cc_avx2_flags])
objs += iavf_avx2_lib.extract_objects('iavf_rxtx_vec_avx2.c')
if cc_has_avx512
diff --git a/drivers/net/intel/ice/meson.build b/drivers/net/intel/ice/meson.build
index a34b7c966a..cbdf38c1c4 100644
--- a/drivers/net/intel/ice/meson.build
+++ b/drivers/net/intel/ice/meson.build
@@ -43,7 +43,7 @@ if arch_subdir == 'x86'
'ice_rxtx_vec_avx2.c',
dependencies: [static_rte_ethdev, static_rte_hash],
include_directories: includes,
- c_args: [cflags, '-mavx2'])
+ c_args: [cflags, cc_avx2_flags])
objs += ice_avx2_lib.extract_objects('ice_rxtx_vec_avx2.c')
if cc_has_avx512
diff --git a/drivers/net/intel/idpf/meson.build b/drivers/net/intel/idpf/meson.build
index 802b13035b..4b272d02b1 100644
--- a/drivers/net/intel/idpf/meson.build
+++ b/drivers/net/intel/idpf/meson.build
@@ -23,7 +23,7 @@ if arch_subdir == 'x86' and dpdk_conf.get('RTE_IOVA_IN_MBUF') == 1
'idpf_common_rxtx_avx2.c',
dependencies: [static_rte_ethdev, static_rte_hash],
include_directories: includes,
- c_args: [cflags, '-mavx2'])
+ c_args: [cflags, cc_avx2_flags])
objs += idpf_avx2_lib.extract_objects('idpf_common_rxtx_avx2.c')
if cc_has_avx512
diff --git a/drivers/net/nfp/meson.build b/drivers/net/nfp/meson.build
index 39762bd45a..0a12b7dce7 100644
--- a/drivers/net/nfp/meson.build
+++ b/drivers/net/nfp/meson.build
@@ -61,7 +61,7 @@ if arch_subdir == 'x86'
avx2_sources,
dependencies: [static_rte_ethdev, static_rte_bus_pci],
include_directories: includes,
- c_args: [cflags, '-mavx2']
+ c_args: [cflags, cc_avx2_flags]
)
objs += nfp_avx2_lib.extract_all_objects(recursive: true)
diff --git a/drivers/net/octeon_ep/meson.build b/drivers/net/octeon_ep/meson.build
index d5d40b23a1..1b34db3edc 100644
--- a/drivers/net/octeon_ep/meson.build
+++ b/drivers/net/octeon_ep/meson.build
@@ -18,13 +18,13 @@ if arch_subdir == 'x86'
if cc.get_define('__AVX2__', args: machine_args) != ''
cflags += ['-DCC_AVX2_SUPPORT']
sources += files('cnxk_ep_rx_avx.c')
- elif cc.has_argument('-mavx2')
+ elif cc.has_multi_arguments(cc_avx2_flags)
cflags += ['-DCC_AVX2_SUPPORT']
otx_ep_avx2_lib = static_library('otx_ep_avx2_lib',
'cnxk_ep_rx_avx.c',
dependencies: [static_rte_ethdev, static_rte_pci, static_rte_bus_pci],
include_directories: includes,
- c_args: [cflags, '-mavx2'])
+ c_args: [cflags, cc_avx2_flags])
objs += otx_ep_avx2_lib.extract_objects('cnxk_ep_rx_avx.c')
endif
endif
--
2.48.1.vfs.0.0
next prev parent reply other threads:[~2025-02-24 21:02 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-02-24 21:01 [PATCH 0/6] allow faster instruction sets to be used with MSVC Andre Muezerie
2025-02-24 21:01 ` [PATCH 1/6] eal: make compatible with instruction set updates for MSVC Andre Muezerie
2025-02-24 21:01 ` [PATCH 2/6] eal: only use numbers as align parameters " Andre Muezerie
2025-02-24 21:01 ` [PATCH 3/6] config: allow faster instruction sets to be used with MSVC Andre Muezerie
2025-02-24 21:01 ` Andre Muezerie [this message]
2025-02-24 21:01 ` [PATCH 5/6] acl: make compatible with instruction set updates for MSVC Andre Muezerie
2025-02-24 21:01 ` [PATCH 6/6] member: " Andre Muezerie
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1740430879-17874-5-git-send-email-andremue@linux.microsoft.com \
--to=andremue@linux.microsoft.com \
--cc=ajit.khaparde@broadcom.com \
--cc=anatoly.burakov@intel.com \
--cc=bruce.richardson@intel.com \
--cc=chaoyong.he@corigine.com \
--cc=dev@dpdk.org \
--cc=hyonkim@cisco.com \
--cc=ian.stokes@intel.com \
--cc=jingjing.wu@intel.com \
--cc=johndale@cisco.com \
--cc=praveen.shetty@intel.com \
--cc=somnath.kotur@broadcom.com \
--cc=vattunuru@marvell.com \
--cc=vladimir.medvedkin@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).