From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124])
	by inbox.dpdk.org (Postfix) with ESMTP id 2FD21A0C45;
	Tue,  5 Oct 2021 21:18:52 +0200 (CEST)
Received: from [217.70.189.124] (localhost [127.0.0.1])
	by mails.dpdk.org (Postfix) with ESMTP id 15FDF4129A;
	Tue,  5 Oct 2021 21:18:52 +0200 (CEST)
Received: from out5-smtp.messagingengine.com (out5-smtp.messagingengine.com
 [66.111.4.29]) by mails.dpdk.org (Postfix) with ESMTP id 4CEC1410E5
 for <dev@dpdk.org>; Tue,  5 Oct 2021 21:18:51 +0200 (CEST)
Received: from compute4.internal (compute4.nyi.internal [10.202.2.44])
 by mailout.nyi.internal (Postfix) with ESMTP id EF3235C0064;
 Tue,  5 Oct 2021 15:18:50 -0400 (EDT)
Received: from mailfrontend2 ([10.202.2.163])
 by compute4.internal (MEProxy); Tue, 05 Oct 2021 15:18:50 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=monjalon.net; h=
 from:to:cc:subject:date:message-id:in-reply-to:references
 :mime-version:content-transfer-encoding:content-type; s=fm2; bh=
 wLn7CSLQ3dmsXdaISaK8chX3Za1NioorS4gFRpWeO3k=; b=mtvpmGe3eNmvkMx6
 oujGKFVQyOblXe0jDzyijiegWKuuxpXgxzJ5CfTUb9Cb86NWkXuGzmuwjE2GSByU
 aygA23sTHE6Zp0XBeyiZGzHS1HCrSGNNCB8C2/UlqqzL7mh5yd5wzbqBJHkBcsq5
 MvkjttW434Il05GRGfpO5Va7ze07fUoG/yJk/+5r5qBr0Yn55lMb5BWbeV5rQ1TZ
 ZwsZKMXOBlDpHQwmEQ5SGvZ9R/8vaaN7f75byLw89nM40vN/1ApYzytkF9138TXd
 mTeBMKFSxywa46+ej5RnHjfTSIYUGl73Hs6hAT4MEbdf3lJSDDXjToenBFpk8MuV
 ZapR6Q==
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=
 messagingengine.com; h=cc:content-transfer-encoding:content-type
 :date:from:in-reply-to:message-id:mime-version:references
 :subject:to:x-me-proxy:x-me-proxy:x-me-sender:x-me-sender
 :x-sasl-enc; s=fm1; bh=wLn7CSLQ3dmsXdaISaK8chX3Za1NioorS4gFRpWeO
 3k=; b=kTcNoroWtYNDRQJ5NlS04+NyYFoJTwAYMpzwb9d9mQp7nyiCbqPl5jw0E
 Q/6g7Mo6uJ3oRLUqNESgr8RpjEq4k1oenOVHmYAdhttRAvNUL4UVkB+W4yumH3tR
 Y2lBGstxWCLKB4QBJE8amtuWs7x3wx3uO4ciC2DaSRGZNpqiOAEJiebFNAO81fIX
 AudXLWrksaattjFC2MWXw7vo/cpIDNsKZRcnZ+CLQWSUyvHVJcCu41easHd8L5rM
 N9HqzPYvm0EFthYCNpUEm8Yx6ols5Rl67WEvtJ7hDImCb8vhSWgfMq5k0aB1YNu7
 rRyZnGIqRUP7tS/yW7cn9mFpDCQsA==
X-ME-Sender: <xms:GqVcYRtM-Mb739jl-YZ1kPY1e8bUGX9eS38vt7cV50mTpdfcrkuhhw>
 <xme:GqVcYafF8qYin_ro1qt87G_GUee7kC4PorQ7QC51ocGRTeWw7p5hrI9k2Q2JU3uvj
 2ktq0jhnJ_tBZf1KQ>
X-ME-Received: <xmr:GqVcYUyKRjIQpTlLMUoUe9mUmS9ZzdDWlOFIaaSHz1sHKyeWxu3g9hP98aAXoUOukSuveTgNZpF2Xxf8-V-EaXkB7n7kvAhdqDJUQp-ToU0>
X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgedvtddrudelgedgudefhecutefuodetggdotefrod
 ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpqfgfvfdpuffrtefokffrpgfnqfgh
 necuuegrihhlohhuthemuceftddtnecusecvtfgvtghiphhivghnthhsucdlqddutddtmd
 enucfjughrpefhvffufffkjghfggfgtgesthfuredttddtvdenucfhrhhomhepvfhhohhm
 rghsucfoohhnjhgrlhhonhcuoehthhhomhgrshesmhhonhhjrghlohhnrdhnvghtqeenuc
 ggtffrrghtthgvrhhnpedugefgvdefudfftdefgeelgffhueekgfffhfeujedtteeutdej
 ueeiiedvffegheenucevlhhushhtvghrufhiiigvpedunecurfgrrhgrmhepmhgrihhlfh
 hrohhmpehthhhomhgrshesmhhonhhjrghlohhnrdhnvght
X-ME-Proxy: <xmx:GqVcYYOWPHPX_isre2OxHc4iPUzlu-Xhsi-WGMzo097WJagcbHXrnQ>
 <xmx:GqVcYR-MDRfzTxWHda2M-FQUdA6NR2yl5lLDuV8BXmlXA-2DUQoSRQ>
 <xmx:GqVcYYUfI4zwvSUpQQeKR7xGNnvSfXDfMa3t41-xITuCwGqx5sBmNw>
 <xmx:GqVcYcYQ_O9eYTt03t9nkO5gRpconLzedcmDMJsWbBjUaylilXYf7A>
Received: by mail.messagingengine.com (Postfix) with ESMTPA; Tue,
 5 Oct 2021 15:18:49 -0400 (EDT)
From: Thomas Monjalon <thomas@monjalon.net>
To: dev@dpdk.org
Cc: Ferruh Yigit <ferruh.yigit@intel.com>,
 Andrew Rybchenko <andrew.rybchenko@oktetlabs.ru>, Ori Kam <orika@nvidia.com>,
 Cristian Dumitrescu <cristian.dumitrescu@intel.com>
Date: Tue, 05 Oct 2021 21:18:47 +0200
Message-ID: <1871181.Mtd18jPkCt@thomas>
In-Reply-To: <20210923093916.3050958-1-thomas@monjalon.net>
References: <20210915210444.3126008-1-thomas@monjalon.net>
 <20210923093916.3050958-1-thomas@monjalon.net>
MIME-Version: 1.0
Content-Transfer-Encoding: 7Bit
Content-Type: text/plain; charset="us-ascii"
Subject: Re: [dpdk-dev] [PATCH v2] ethdev: replace bit shifts with macros
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
 <mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
 <mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>

23/09/2021 11:39, Thomas Monjalon:
> The macros RTE_BIT32 and RTE_BIT64 are used to replace bit shifts.
> The macro UINT64C is also used to replace remaining occurrences of ULL.
> 
> Only bit shifts of ETH_RSS_LEVEL_* are kept for aesthetic reason.
> 
> The API of rte_mtr and rte_tm is using enums for 64-bit variables.
> As they are enums, RTE_BIT32 is used.
> The corresponding struct members should be converted to 32-bit.
> 
> Signed-off-by: Thomas Monjalon <thomas@monjalon.net>
> ---
> v2: use RTE_BIT32 in enums

Ping for review.
Earlier it is merged, more patches will adopt the same syntax for their bits.