From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mga02.intel.com (mga02.intel.com [134.134.136.20]) by dpdk.org (Postfix) with ESMTP id DC2F3ADBE for ; Wed, 30 Jul 2014 23:08:39 +0200 (CEST) Received: from orsmga002.jf.intel.com ([10.7.209.21]) by orsmga101.jf.intel.com with ESMTP; 30 Jul 2014 14:10:35 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.01,767,1400050800"; d="scan'208";a="581403189" Received: from unknown (HELO localhost.localdomain) ([134.134.172.151]) by orsmga002.jf.intel.com with ESMTP; 30 Jul 2014 14:10:34 -0700 Date: Wed, 30 Jul 2014 14:09:20 -0700 From: Bruce Richardson To: Neil Horman Message-ID: <20140730210920.GB6420@localhost.localdomain> References: <1406665466-29654-1-git-send-email-nhorman@tuxdriver.com> <20140730185902.GA6420@localhost.localdomain> <20140730192844.GB3296@hmsreliant.think-freely.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20140730192844.GB3296@hmsreliant.think-freely.org> Organization: Intel Shannon Limited. Registered in Ireland. Registered Office: Collinstown Industrial Park, Leixlip, County Kildare. Registered Number: 308263. Business address: Dromore House, East Park, Shannon, Co. Clare. User-Agent: Mutt/1.5.21 (2010-09-15) Cc: dev@dpdk.org Subject: Re: [dpdk-dev] [PATCH 0/2] dpdk: Allow for dynamic enablement of some isolated features X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: patches and discussions about DPDK List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Wed, 30 Jul 2014 21:08:40 -0000 On Wed, Jul 30, 2014 at 03:28:44PM -0400, Neil Horman wrote: > On Wed, Jul 30, 2014 at 11:59:03AM -0700, Bruce Richardson wrote: > > On Tue, Jul 29, 2014 at 04:24:24PM -0400, Neil Horman wrote: > > > Hey all- > > > I've been trying to update the fedora dpdk package to support VFIO > > > enabled drivers and ran into a problem in which ixgbe didn't compile because the > > > rxtx_vec code uses sse4.2 instruction intrinsics, which aren't supported in the > > > default config I have. I tried to remedy this by replacing the intrinsics with > > > the __builtin macros, but it was pointed out (correctly), that this doesn't work > > > properly. So this is my second attempt, which I actually like a bit better. I > > > noted that code that uses intrinsics (ixgbe and the acl library), don't need to > > > have those instructions turned on build-wide. Rather, we can just enable the > > > instructions in the specific code we want to build with support for that, and > > > test for instruction support dynamically at run time. This allows me to build > > > the dpdk for a generic platform, but in such a way that some optimizations can > > > be used if the executing cpu supports them at run time. > > > > > > Signed-off-by: Neil Horman > > > CC: Thomas Monjalon > > > > > I'd prefer if a solution could be found based off your original patch > > set, as it gives us more chance to deprecate the older code paths in > > future. Looking at the Intel Intrinsics Guide site online, it shows that > > the _mm_shuffle_epi8 intrinsic came in with SSSE3, rather than SSE4.x, > > and so should be available on all 64-bit systems, I believe. The > > popcount intrinsic is newer, but it's a much more basic instruction so > > hopefully the __builtin should work for that. > > > Yes, but as I look at it, thats somewhat counter to my goal, which is to offer > accelerated code paths on systems that can make use of it at run time. If We > use the __builtin compiler functions, we will either: > > 1) Build those code paths with advanced instructions that won't work on older > systems (i.e. crash) > > 2) Build those code paths with less advanced instructions, meaning that we won't > speedup execution on systems that are capable of using the more advanced > instructions. > > Using this run time check, we can, at least in these situations, make use of the > accelerated paths when the instructions are available, and ignore them when > they're not, at run time. > > What would be ideal, would be an alternative type macro, like the linux kernel > employs, but implementing that would require some pretty significant work and > testing. This seems like a much simpler approach. > Ok, I understand where you are coming from indeed. However, within that, I'd like to see us reduce the amount of code that's needed for maintenance. What we should really aim for, is to have common code, with perhaps some small ifdefs or __builtins, and then compile that code multiple times for multiple different architectures. So in this case, it would be nice to use the __builtin, and then compile that code up with and without SSE and select at runtime the code path to be used. Ideally, this could be done at the driver level. However, once you get down this path, you are dealing with more than just SSE. If I compile up the PMD on my system, which has a chip based on Sandy Bridge uarch, I find that there are multiple instructions starting with "vp" which means that they are actually AVX instructions. Even though the code is written using intrinsics which correspond to SSE operations, the compiler is free to use AVX instructions where necessary to improve performance. Therefore, if we go down this road, we need to look to compile up the code for all microarchitectures, rather than just assuming that we will get equivalent performance to "native" by turning on the instruction set indicated by the primitives in the code. This is where having one codepath recompiled multiple times will work far better than having multiple code paths. Regards, /Bruce