From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from dpdk.org (dpdk.org [92.243.14.124])
	by dpdk.space (Postfix) with ESMTP id 60DD3A00B9
	for <public@inbox.dpdk.org>; Sun, 31 Mar 2019 16:55:32 +0200 (CEST)
Received: from [92.243.14.124] (localhost [127.0.0.1])
	by dpdk.org (Postfix) with ESMTP id 498962BF7;
	Sun, 31 Mar 2019 16:55:31 +0200 (CEST)
Received: from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com
 [67.231.156.173]) by dpdk.org (Postfix) with ESMTP id A65AC2B9A
 for <dev@dpdk.org>; Sun, 31 Mar 2019 16:55:30 +0200 (CEST)
Received: from pps.filterd (m0045851.ppops.net [127.0.0.1])
 by mx0b-0016f401.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id
 x2VEt4G7013142; Sun, 31 Mar 2019 07:55:29 -0700
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;
 h=from : to : cc :
 subject : date : message-id : references : in-reply-to : content-type :
 content-transfer-encoding : mime-version; s=pfpt0818;
 bh=1n5F/6LprAZycfPJp/wlEna/9ryEgvxcywOZdreTxBs=;
 b=LVzcpEuhMuIgwNid5Ffexw4aL/wnQL9Eb+yq4dE0wl83+ZXl8nHZVebIEMviEC3NYSr8
 RCm8LgqBYflJe//aTQm5wmEe9juSFSongxT8k3VlEKmAmaZiQSDyus4YY9hF/vkmgIF2
 APWjHi7MXANjN2mwtX4gaTVXdIeINdG67XPujenmVx7v4YG6VSzlVQHKpxe/pxTAcD0A
 ZAP5sxSTcMqmCvcizbsoovC1b/Qo11SIV9IOZXrvLbUG+B35pEHsl+LMVmxhTmzD/N3+
 wxcYVY0JyKevzFchtGOlWkqw6gjVi2hz1kSPayCv8BuKPlaZF2d7nZOCS1j9Gv2Y5C6v JA== 
Received: from sc-exch01.marvell.com ([199.233.58.181])
 by mx0b-0016f401.pphosted.com with ESMTP id 2rj7yk2u52-1
 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT);
 Sun, 31 Mar 2019 07:55:29 -0700
Received: from SC-EXCH01.marvell.com (10.93.176.81) by SC-EXCH01.marvell.com
 (10.93.176.81) with Microsoft SMTP Server (TLS) id 15.0.1367.3; Sun, 31 Mar
 2019 07:55:22 -0700
Received: from NAM03-DM3-obe.outbound.protection.outlook.com (104.47.41.59) by
 SC-EXCH01.marvell.com (10.93.176.81) with Microsoft SMTP Server
 (TLS) id
 15.0.1367.3 via Frontend Transport; Sun, 31 Mar 2019 07:55:22 -0700
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=marvell.onmicrosoft.com; s=selector1-marvell-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=1n5F/6LprAZycfPJp/wlEna/9ryEgvxcywOZdreTxBs=;
 b=Sd7CACKHfm+TrVMPrDNyDI1slKWgrBhq7TqhPyxpASVvqPxWbV6l6mH9Wt0+wXW7lfGhuOEkB34XbD/ri1ieE9XWq/4bGp4z2qZT0V3xqjoabNKseLEDYbFKs2ojaiISSkcIdC2W23z/JX8sOo1d/DXC0or5NwRc16byleSCEMw=
Received: from CY4PR1801MB1863.namprd18.prod.outlook.com (10.171.255.14) by
 CY4PR1801MB2024.namprd18.prod.outlook.com (10.171.255.153) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.1750.20; Sun, 31 Mar 2019 14:55:21 +0000
Received: from CY4PR1801MB1863.namprd18.prod.outlook.com
 ([fe80::286d:5e93:974e:8bfa]) by CY4PR1801MB1863.namprd18.prod.outlook.com
 ([fe80::286d:5e93:974e:8bfa%2]) with mapi id 15.20.1750.014; Sun, 31 Mar 2019
 14:55:21 +0000
From: Pavan Nikhilesh Bhagavatula <pbhagavatula@marvell.com>
To: Jerin Jacob Kollanukkaran <jerinj@marvell.com>, "thomas@monjalon.net"
 <thomas@monjalon.net>, "bruce.richardson@intel.com"
 <bruce.richardson@intel.com>, "anatoly.burakov@intel.com"
 <anatoly.burakov@intel.com>
CC: "dev@dpdk.org" <dev@dpdk.org>, Pavan Nikhilesh Bhagavatula
 <pbhagavatula@marvell.com>
Thread-Topic: [dpdk-dev] [PATCH v3] eal: increase max number of interrupt
 vectors
Thread-Index: AQHU59HDWOMrlDRQg0GT5LUYhWkt1Q==
Date: Sun, 31 Mar 2019 14:55:20 +0000
Message-ID: <20190331145452.4144-1-pbhagavatula@marvell.com>
References: <20190326125327.5264-1-pbhagavatula@marvell.com>
In-Reply-To: <20190326125327.5264-1-pbhagavatula@marvell.com>
Accept-Language: en-IN, en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
x-clientproxiedby: SG2PR0601CA0005.apcprd06.prod.outlook.com (2603:1096:3::15)
 To CY4PR1801MB1863.namprd18.prod.outlook.com
 (2603:10b6:910:7a::14)
x-ms-exchange-messagesentrepresentingtype: 1
x-mailer: git-send-email 2.21.0
x-originating-ip: [49.205.218.5]
x-ms-publictraffictype: Email
x-ms-office365-filtering-correlation-id: 91c727f0-2de9-48dc-296c-08d6b5e8e551
x-microsoft-antispam: BCL:0; PCL:0;
 RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600127)(711020)(4605104)(2017052603328)(7153060)(7193020);
 SRVR:CY4PR1801MB2024; 
x-ms-traffictypediagnostic: CY4PR1801MB2024:
x-microsoft-antispam-prvs: <CY4PR1801MB20242208110A909805B98B9DDE540@CY4PR1801MB2024.namprd18.prod.outlook.com>
x-forefront-prvs: 0993689CD1
x-forefront-antispam-report: SFV:NSPM;
 SFS:(10009020)(376002)(136003)(366004)(396003)(39850400004)(346002)(189003)(199004)(71200400001)(186003)(11346002)(68736007)(256004)(36756003)(486006)(2616005)(6116002)(476003)(3846002)(446003)(5660300002)(97736004)(7736002)(99286004)(66066001)(8676002)(81156014)(81166006)(8936002)(305945005)(105586002)(52116002)(76176011)(102836004)(316002)(25786009)(106356001)(50226002)(14454004)(54906003)(26005)(2501003)(6506007)(110136005)(4326008)(386003)(6512007)(6436002)(53936002)(86362001)(2201001)(78486014)(14444005)(4744005)(6486002)(1076003)(2906002)(107886003)(478600001)(71190400001);
 DIR:OUT; SFP:1101; SCL:1; SRVR:CY4PR1801MB2024;
 H:CY4PR1801MB1863.namprd18.prod.outlook.com; FPR:; SPF:None; LANG:en;
 PTR:InfoNoRecords; MX:1; A:1; 
received-spf: None (protection.outlook.com: marvell.com does not designate
 permitted sender hosts)
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam-message-info: 5ZR8tBkcRFJhxL3mqlqFEU1f16e6VmfER7PZ/ADUmAdvH/Ca3pz8UiXGTv85AGtmNuFuf7F1yScerwSlF0XbYf3aPNczsTFwGTv6yxYUo0DVrHRUV36ndBnRvFuvIFAISm+Sre7ucR43pcmuO9CStPl9COrokDv+eO6hGuWXXrmKNH1kx7ZJf91220sICSI2e/d4k9egRl9jE6B15fHLGcL0z6UDgsb32CzUfyFAjetpI/ZzJ6WYIUDZyG+uMBmyg1IYX+eH31rApLFFci7piu/RyDhHqkNwxFCFnRtT3TtNYu5vUaHbI+bZfEirjzyL7s9M75j4TyzqGwZrkvSkQb3EIfe9nMu4H0mC7mWvh2hXxkD4upG1LXC5FfB/JagWPFRpYnp0A5jV1/1/KKbybszg3HdDX7aS3zyEkRjIkzk=
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-Network-Message-Id: 91c727f0-2de9-48dc-296c-08d6b5e8e551
X-MS-Exchange-CrossTenant-originalarrivaltime: 31 Mar 2019 14:55:20.9999 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 70e1fb47-1155-421d-87fc-2e58f638b6e0
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY4PR1801MB2024
X-OriginatorOrg: marvell.com
X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:, ,
 definitions=2019-03-31_09:, , signatures=0
Subject: [dpdk-dev] [PATCH v3] eal: increase max number of interrupt vectors
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
 <mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
 <mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>
Message-ID: <20190331145520.45qxj70p3aym8jNbKTytBd__CrH1Dm_-3Oib0SsvIs8@z>

From: Pavan Nikhilesh <pbhagavatula@marvell.com>

MSI-X permits a device to allocate up to 2048 interrupts as per PCIe
spec.
Increase the max number of vectors to a reasonable value of 512.

Signed-off-by: Pavan Nikhilesh <pbhagavatula@marvell.com>
---
 v3 Changes:
 - Instead of making it a configurable option set max vectors to a reasonab=
le
 value of 512.

 v2 Changes:
 - Add defaults for meson build. (Jerin Jacob)

 lib/librte_eal/common/include/rte_eal_interrupts.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/lib/librte_eal/common/include/rte_eal_interrupts.h b/lib/librt=
e_eal/common/include/rte_eal_interrupts.h
index 9d302f412..b370c0d26 100644
--- a/lib/librte_eal/common/include/rte_eal_interrupts.h
+++ b/lib/librte_eal/common/include/rte_eal_interrupts.h
@@ -17,7 +17,7 @@
 #ifndef _RTE_EAL_INTERRUPTS_H_
 #define _RTE_EAL_INTERRUPTS_H_

-#define RTE_MAX_RXTX_INTR_VEC_ID     32
+#define RTE_MAX_RXTX_INTR_VEC_ID      512
 #define RTE_INTR_VEC_ZERO_OFFSET      0
 #define RTE_INTR_VEC_RXTX_OFFSET      1

--
2.21.0