From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from dpdk.org (dpdk.org [92.243.14.124]) by inbox.dpdk.org (Postfix) with ESMTP id 694D8A0613 for ; Thu, 26 Sep 2019 14:38:06 +0200 (CEST) Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 338BC1BE9A; Thu, 26 Sep 2019 14:37:11 +0200 (CEST) Received: from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com [67.231.148.174]) by dpdk.org (Postfix) with ESMTP id 4E43C1BE84 for ; Thu, 26 Sep 2019 14:37:04 +0200 (CEST) Received: from pps.filterd (m0045849.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id x8QCVK5O014426; Thu, 26 Sep 2019 05:37:03 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h=from : to : cc : subject : date : message-id : references : in-reply-to : content-type : content-transfer-encoding : mime-version; s=pfpt0818; bh=nFjg8esftQc9mQ++6zSCOGOzdX0l9FMeSK2rq1Aqwks=; b=E4fjDKmhMyuxmS00rGdb3+kQ5B1fk35gGkpmhL0rnT7mf+cVwHG7UxqvXJMDWVpUyFwO fazJYDFsrY5Ks5h2fhIH1nG7G4wbUdbLq/ScYjdKv+w49RJpl6Oqoqb+BThZGVN7nIVu QPruEPzFH+/Wp8kqTOOCMFzbs5Nezi/rcvJvxqWqjieLBaX1jW1n7TaLdBlqlCUIQYBV F6/Q/5GoItM0tdpkj/hS5pnPg2UifO0dZPHFjtRv2r07E5JKWC24DuKvvggYMBFtUnCt azuz4ApV/PgT8KD0ofTxDdaSmFLWM+XjzTg2kLzrcVFpY/gstFOp58jPhxgGPr/QwIm7 NQ== Received: from sc-exch02.marvell.com ([199.233.58.182]) by mx0a-0016f401.pphosted.com with ESMTP id 2v8vdwg7xy-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT); Thu, 26 Sep 2019 05:37:03 -0700 Received: from SC-EXCH04.marvell.com (10.93.176.84) by SC-EXCH02.marvell.com (10.93.176.82) with Microsoft SMTP Server (TLS) id 15.0.1367.3; Thu, 26 Sep 2019 05:37:02 -0700 Received: from NAM04-CO1-obe.outbound.protection.outlook.com (104.47.45.51) by SC-EXCH04.marvell.com (10.93.176.84) with Microsoft SMTP Server (TLS) id 15.0.1367.3 via Frontend Transport; Thu, 26 Sep 2019 05:37:02 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=oTqe+tl3TfP53NN5E1CzCx7p8i5AV9b/xmnV7eUxC1LEg4PyyLlY5YF0fwqluC9kH3/DoeHld3dMaEy18h/fjty9cpEPpJs0C6TXdJqVCvHYjDsUMMcdMXdX9ONZioOFSlJmbiZjVJql7hXBZQGOIh3AgIIp6foeAetayiohIL9cgB3rGSf7ZWSz4EkcbHsG5Invmach8iMhT9KKONj1ZTzNVDMVPcWAhbIDnUCMXem6A+VwY5nKY+Q7OSS0tIvHwle/9dsvD9g8E8BoGWDNV3JurvOyr0z4rhbbEWpMh8UBmffFSVhBbwdU+4Jwvi+dGq6gHsSg0oKHxo1MCEYBvA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=nFjg8esftQc9mQ++6zSCOGOzdX0l9FMeSK2rq1Aqwks=; b=RtA8M5hKcmH8TjMybS5UjAo5S06GdOXPOpV6eg/XvNWjaci3XYfsFGT24QTYmWXTuOt4Qjp86OqxxLgVtXdW2HHGOCSU0nqTg6SZiV+1Lbvdxu5A7psKnYCMyn9+EkeUToufiTeIbq65d6EZ/WTwPJzDl/3PFk7crOZAMm1iwMsO8RG5KXOPhrLoTdycqEFKSjDcgtHuyfFvR2UfYEmLBfsDGAka7jHIz9OnySUy+06WCI1XETE/ZMFiAe30Z3E21Bk2y1CusnInt94WpdPYOuFNOKOunMs1RdAH4RfkjazMyBxnxFhZSrHsWaMvwb+7JP8sDqAuk4dMpMagPxbWow== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=marvell.com; dmarc=pass action=none header.from=marvell.com; dkim=pass header.d=marvell.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.onmicrosoft.com; s=selector2-marvell-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=nFjg8esftQc9mQ++6zSCOGOzdX0l9FMeSK2rq1Aqwks=; b=D79bkoctjXzllB2bzEz7evurta6eNm7icdTLcL+M0dZLRf8jpTePciVWxY6lKPQ4vhQfr1nEkHfHpQC0bOE4aFWSRY5mh3585Rxn0AHC5dBSKhfsERPUWjA7dSGV5EBm+agjYC56iavT/trCccQQL+7pXmxiwAwE4LfGBkL5zzk= Received: from MN2PR18MB2797.namprd18.prod.outlook.com (20.179.22.16) by MN2PR18MB2766.namprd18.prod.outlook.com (20.178.255.217) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2305.17; Thu, 26 Sep 2019 12:37:01 +0000 Received: from MN2PR18MB2797.namprd18.prod.outlook.com ([fe80::2010:7134:bdcf:8ad9]) by MN2PR18MB2797.namprd18.prod.outlook.com ([fe80::2010:7134:bdcf:8ad9%7]) with mapi id 15.20.2284.028; Thu, 26 Sep 2019 12:36:59 +0000 From: Nagadheeraj Rottela To: "akhil.goyal@nxp.com" , "pablo.de.lara.guarch@intel.com" CC: Srikanth Jampala , "dev@dpdk.org" , Nagadheeraj Rottela Thread-Topic: [PATCH v5 7/8] crypto/nitrox: add cipher auth crypto chain processing Thread-Index: AQHVdGcXXely57gln0ulOQs/E03TVQ== Date: Thu, 26 Sep 2019 12:36:59 +0000 Message-ID: <20190926123609.28417-8-rnagadheeraj@marvell.com> References: <20190716091016.4788-1-rnagadheeraj@marvell.com> <20190926123609.28417-1-rnagadheeraj@marvell.com> In-Reply-To: <20190926123609.28417-1-rnagadheeraj@marvell.com> Accept-Language: en-IN, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: BM1PR01CA0127.INDPRD01.PROD.OUTLOOK.COM (2603:1096:b00:40::21) To MN2PR18MB2797.namprd18.prod.outlook.com (2603:10b6:208:a0::16) x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.13.6 x-originating-ip: [115.113.156.2] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: d359af75-7eed-4349-bec9-08d7427e3980 x-ms-traffictypediagnostic: MN2PR18MB2766: x-ms-exchange-purlcount: 1 x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:3631; x-forefront-prvs: 0172F0EF77 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(4636009)(376002)(346002)(39860400002)(136003)(396003)(366004)(199004)(189003)(25214002)(4326008)(66946007)(2501003)(66476007)(64756008)(66556008)(14444005)(256004)(3846002)(6116002)(66446008)(81156014)(8936002)(81166006)(8676002)(66066001)(7736002)(50226002)(305945005)(386003)(102836004)(52116002)(6506007)(55236004)(76176011)(26005)(11346002)(446003)(99286004)(186003)(14454004)(1076003)(478600001)(30864003)(966005)(36756003)(86362001)(54906003)(110136005)(2906002)(71200400001)(71190400001)(316002)(6486002)(5660300002)(476003)(6512007)(6436002)(6306002)(486006)(107886003)(2616005)(25786009); DIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR18MB2766; H:MN2PR18MB2797.namprd18.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: marvell.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: +Syr3KeikKq8cbvjR2AJNJqBoQPehypehmy0weQPYpyIZyBqdiX7gUHi5lGHdiqR4mPKzKboAgo/SfdOgr1J4kAPp/s+WoxtVdYoA75wzBDooL4ryw0mqlD4hjmsH006ZucqPqFB+LnLXr6WYelWVD5vh+JvVq3vN+xM4w+vcGXyGzxNfMlJhed2AH7hCjjBVDaMKG02kNueabAItB71bVxMAc90X/iMWJpQKuZp1SpW+dF7p5We62VfbK0bx3MQKpgCklngESbJfb142GX5Jf/XPYOxg6LlsdV8bZ97UT9VmtyRcu1r2FpWZBgUwixcrhsH+SdSXKXUs/NstWBQp2zwEj/1XOvPiz5Sdde+e2XDK7TvhwqyUzskrOt3JwG38mpgNLbOM68feD/GNXiKR5xcfy4UrcJCWRXYy+hWvc/Yih+szF30yJHg0KcbVsxTj5JhLudR+UtJgf8MBRyDqw== Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: d359af75-7eed-4349-bec9-08d7427e3980 X-MS-Exchange-CrossTenant-originalarrivaltime: 26 Sep 2019 12:36:59.6584 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 70e1fb47-1155-421d-87fc-2e58f638b6e0 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: z7+L5JHT/JA2ugUYWuGPPPeBR+bnfY0YfzEcKZDkSB6PaEENmfFtwf2o6jUQu7W+j9SVQePOHJWzjk3G6ZvKfJNmM9U4i0LcYLPhVvSJedQ= X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR18MB2766 X-OriginatorOrg: marvell.com X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.95,1.0.8 definitions=2019-09-26_06:2019-09-25,2019-09-26 signatures=0 Subject: [dpdk-dev] [PATCH v5 7/8] crypto/nitrox: add cipher auth crypto chain processing X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Add cipher auth crypto chain processing functionality in symmetric request manager. Signed-off-by: Nagadheeraj Rottela --- doc/guides/cryptodevs/features/nitrox.ini | 40 +++ doc/guides/cryptodevs/nitrox.rst | 20 ++ drivers/crypto/nitrox/nitrox_sym.c | 7 +- drivers/crypto/nitrox/nitrox_sym_reqmgr.c | 412 ++++++++++++++++++++++++++= +++- 4 files changed, 476 insertions(+), 3 deletions(-) create mode 100644 doc/guides/cryptodevs/features/nitrox.ini diff --git a/doc/guides/cryptodevs/features/nitrox.ini b/doc/guides/cryptod= evs/features/nitrox.ini new file mode 100644 index 000000000..ddc3c05f4 --- /dev/null +++ b/doc/guides/cryptodevs/features/nitrox.ini @@ -0,0 +1,40 @@ +; +; Supported features of the 'nitrox' crypto driver. +; +; Refer to default.ini for the full list of available PMD features. +; +[Features] +Symmetric crypto =3D Y +Sym operation chaining =3D Y +HW Accelerated =3D Y +In Place SGL =3D Y +OOP SGL In SGL Out =3D Y +OOP SGL In LB Out =3D Y +OOP LB In SGL Out =3D Y +OOP LB In LB Out =3D Y + +; +; Supported crypto algorithms of the 'nitrox' crypto driver. +; +[Cipher] +AES CBC (128) =3D Y +AES CBC (192) =3D Y +AES CBC (256) =3D Y + +; +; Supported authentication algorithms of the 'nitrox' crypto driver. +; +[Auth] +SHA1 HMAC =3D Y +SHA224 HMAC =3D Y +SHA256 HMAC =3D Y + +; +; Supported AEAD algorithms of the 'nitrox' crypto driver. +; +[AEAD] + +; +; Supported Asymmetric algorithms of the 'nitrox' crypto driver. +; +[Asymmetric] diff --git a/doc/guides/cryptodevs/nitrox.rst b/doc/guides/cryptodevs/nitro= x.rst index 6f6e2675d..ffc1d95ab 100644 --- a/doc/guides/cryptodevs/nitrox.rst +++ b/doc/guides/cryptodevs/nitrox.rst @@ -10,6 +10,26 @@ information about the NITROX V security processor can be= obtained here: =20 * https://www.marvell.com/security-solutions/nitrox-security-processors/ni= trox-v/ =20 +Features +-------- + +Nitrox crypto PMD has support for: + +Cipher algorithms: + +* ``RTE_CRYPTO_CIPHER_AES_CBC`` + +Hash algorithms: + +* ``RTE_CRYPTO_AUTH_SHA1_HMAC`` +* ``RTE_CRYPTO_AUTH_SHA224_HMAC`` +* ``RTE_CRYPTO_AUTH_SHA256_HMAC`` + +Limitations +----------- + +* AES_CBC Cipher Only combination is not supported. + Installation ------------ =20 diff --git a/drivers/crypto/nitrox/nitrox_sym.c b/drivers/crypto/nitrox/nit= rox_sym.c index 0ca15f847..e25baec2d 100644 --- a/drivers/crypto/nitrox/nitrox_sym.c +++ b/drivers/crypto/nitrox/nitrox_sym.c @@ -706,7 +706,12 @@ nitrox_sym_pmd_create(struct nitrox_device *ndev) cdev->dequeue_burst =3D nitrox_sym_dev_deq_burst; cdev->feature_flags =3D RTE_CRYPTODEV_FF_SYMMETRIC_CRYPTO | RTE_CRYPTODEV_FF_HW_ACCELERATED | - RTE_CRYPTODEV_FF_SYM_OPERATION_CHAINING; + RTE_CRYPTODEV_FF_SYM_OPERATION_CHAINING | + RTE_CRYPTODEV_FF_IN_PLACE_SGL | + RTE_CRYPTODEV_FF_OOP_SGL_IN_SGL_OUT | + RTE_CRYPTODEV_FF_OOP_SGL_IN_LB_OUT | + RTE_CRYPTODEV_FF_OOP_LB_IN_SGL_OUT | + RTE_CRYPTODEV_FF_OOP_LB_IN_LB_OUT; =20 ndev->sym_dev =3D cdev->data->dev_private; ndev->sym_dev->cdev =3D cdev; diff --git a/drivers/crypto/nitrox/nitrox_sym_reqmgr.c b/drivers/crypto/nit= rox/nitrox_sym_reqmgr.c index a37b754f2..d96e72718 100644 --- a/drivers/crypto/nitrox/nitrox_sym_reqmgr.c +++ b/drivers/crypto/nitrox/nitrox_sym_reqmgr.c @@ -10,9 +10,24 @@ #include "nitrox_sym_reqmgr.h" #include "nitrox_logs.h" =20 +#define MAX_SGBUF_CNT 16 +#define MAX_SGCOMP_CNT 5 +/* SLC_STORE_INFO */ +#define MIN_UDD_LEN 16 +/* PKT_IN_HDR + SLC_STORE_INFO */ +#define FDATA_SIZE 32 +/* Base destination port for the solicited requests */ +#define SOLICIT_BASE_DPORT 256 #define PENDING_SIG 0xFFFFFFFFFFFFFFFFUL #define CMD_TIMEOUT 2 =20 +struct gphdr { + uint16_t param0; + uint16_t param1; + uint16_t param2; + uint16_t param3; +}; + union pkt_instr_hdr { uint64_t value; struct { @@ -105,12 +120,46 @@ struct resp_hdr { uint64_t completion; }; =20 +struct nitrox_sglist { + uint16_t len; + uint16_t raz0; + uint32_t raz1; + rte_iova_t iova; + void *virt; +}; + +struct nitrox_sgcomp { + uint16_t len[4]; + uint64_t iova[4]; +}; + +struct nitrox_sgtable { + uint8_t map_bufs_cnt; + uint8_t nr_sgcomp; + uint16_t total_bytes; + + struct nitrox_sglist sglist[MAX_SGBUF_CNT]; + struct nitrox_sgcomp sgcomp[MAX_SGCOMP_CNT]; +}; + +struct iv { + uint8_t *virt; + rte_iova_t iova; + uint16_t len; +}; + struct nitrox_softreq { struct nitrox_crypto_ctx *ctx; struct rte_crypto_op *op; + struct gphdr gph; struct nps_pkt_instr instr; struct resp_hdr resp; + struct nitrox_sgtable in; + struct nitrox_sgtable out; + struct iv iv; uint64_t timeout; + rte_iova_t dptr; + rte_iova_t rptr; rte_iova_t iova; }; =20 @@ -121,10 +170,369 @@ softreq_init(struct nitrox_softreq *sr, rte_iova_t i= ova) sr->iova =3D iova; } =20 +/* + * 64-Byte Instruction Format + * + * ---------------------- + * | DPTR0 | 8 bytes + * ---------------------- + * | PKT_IN_INSTR_HDR | 8 bytes + * ---------------------- + * | PKT_IN_HDR | 16 bytes + * ---------------------- + * | SLC_INFO | 16 bytes + * ---------------------- + * | Front data | 16 bytes + * ---------------------- + */ +static void +create_se_instr(struct nitrox_softreq *sr, uint8_t qno) +{ + struct nitrox_crypto_ctx *ctx =3D sr->ctx; + rte_iova_t ctx_handle; + + /* fill the packet instruction */ + /* word 0 */ + sr->instr.dptr0 =3D rte_cpu_to_be_64(sr->dptr); + + /* word 1 */ + sr->instr.ih.value =3D 0; + sr->instr.ih.s.g =3D 1; + sr->instr.ih.s.gsz =3D sr->in.map_bufs_cnt; + sr->instr.ih.s.ssz =3D sr->out.map_bufs_cnt; + sr->instr.ih.s.fsz =3D FDATA_SIZE + sizeof(struct gphdr); + sr->instr.ih.s.tlen =3D sr->instr.ih.s.fsz + sr->in.total_bytes; + sr->instr.ih.value =3D rte_cpu_to_be_64(sr->instr.ih.value); + + /* word 2 */ + sr->instr.irh.value[0] =3D 0; + sr->instr.irh.s.uddl =3D MIN_UDD_LEN; + /* context length in 64-bit words */ + sr->instr.irh.s.ctxl =3D RTE_ALIGN_MUL_CEIL(sizeof(ctx->fctx), 8) / 8; + /* offset from solicit base port 256 */ + sr->instr.irh.s.destport =3D SOLICIT_BASE_DPORT + qno; + /* Invalid context cache */ + sr->instr.irh.s.ctxc =3D 0x3; + sr->instr.irh.s.arg =3D ctx->req_op; + sr->instr.irh.s.opcode =3D ctx->opcode; + sr->instr.irh.value[0] =3D rte_cpu_to_be_64(sr->instr.irh.value[0]); + + /* word 3 */ + ctx_handle =3D ctx->iova + offsetof(struct nitrox_crypto_ctx, fctx); + sr->instr.irh.s.ctxp =3D rte_cpu_to_be_64(ctx_handle); + + /* word 4 */ + sr->instr.slc.value[0] =3D 0; + sr->instr.slc.s.ssz =3D sr->out.map_bufs_cnt; + sr->instr.slc.value[0] =3D rte_cpu_to_be_64(sr->instr.slc.value[0]); + + /* word 5 */ + sr->instr.slc.s.rptr =3D rte_cpu_to_be_64(sr->rptr); + /* + * No conversion for front data, + * It goes into payload + * put GP Header in front data + */ + memcpy(&sr->instr.fdata[0], &sr->gph, sizeof(sr->instr.fdata[0])); + sr->instr.fdata[1] =3D 0; + /* flush the soft_req changes before posting the cmd */ + rte_wmb(); +} + +static void +softreq_copy_iv(struct nitrox_softreq *sr) +{ + sr->iv.virt =3D rte_crypto_op_ctod_offset(sr->op, uint8_t *, + sr->ctx->iv.offset); + sr->iv.iova =3D rte_crypto_op_ctophys_offset(sr->op, sr->ctx->iv.offset); + sr->iv.len =3D sr->ctx->iv.length; +} + +static int +extract_cipher_auth_digest(struct nitrox_softreq *sr, + struct nitrox_sglist *digest) +{ + struct rte_crypto_op *op =3D sr->op; + struct rte_mbuf *mdst =3D op->sym->m_dst ? op->sym->m_dst : + op->sym->m_src; + + if (sr->ctx->auth_op =3D=3D RTE_CRYPTO_AUTH_OP_VERIFY && + unlikely(!op->sym->auth.digest.data)) + return -EINVAL; + + digest->len =3D sr->ctx->digest_length; + if (op->sym->auth.digest.data) { + digest->iova =3D op->sym->auth.digest.phys_addr; + digest->virt =3D op->sym->auth.digest.data; + return 0; + } + + if (unlikely(rte_pktmbuf_data_len(mdst) < op->sym->auth.data.offset + + op->sym->auth.data.length + digest->len)) + return -EINVAL; + + digest->iova =3D rte_pktmbuf_mtophys_offset(mdst, + op->sym->auth.data.offset + + op->sym->auth.data.length); + digest->virt =3D rte_pktmbuf_mtod_offset(mdst, uint8_t *, + op->sym->auth.data.offset + + op->sym->auth.data.length); + return 0; +} + +static void +fill_sglist(struct nitrox_sgtable *sgtbl, uint16_t len, rte_iova_t iova, + void *virt) +{ + struct nitrox_sglist *sglist =3D sgtbl->sglist; + uint8_t cnt =3D sgtbl->map_bufs_cnt; + + if (unlikely(!len)) + return; + + sglist[cnt].len =3D len; + sglist[cnt].iova =3D iova; + sglist[cnt].virt =3D virt; + sgtbl->total_bytes +=3D len; + cnt++; + sgtbl->map_bufs_cnt =3D cnt; +} + +static int +create_sglist_from_mbuf(struct nitrox_sgtable *sgtbl, struct rte_mbuf *mbu= f, + uint32_t off, int datalen) +{ + struct nitrox_sglist *sglist =3D sgtbl->sglist; + uint8_t cnt =3D sgtbl->map_bufs_cnt; + struct rte_mbuf *m; + int mlen; + + if (unlikely(datalen <=3D 0)) + return 0; + + for (m =3D mbuf; m && off > rte_pktmbuf_data_len(m); m =3D m->next) + off -=3D rte_pktmbuf_data_len(m); + + if (unlikely(!m)) + return -EIO; + + mlen =3D rte_pktmbuf_data_len(m) - off; + if (datalen <=3D mlen) + mlen =3D datalen; + sglist[cnt].len =3D mlen; + sglist[cnt].iova =3D rte_pktmbuf_mtophys_offset(m, off); + sglist[cnt].virt =3D rte_pktmbuf_mtod_offset(m, uint8_t *, off); + sgtbl->total_bytes +=3D mlen; + cnt++; + datalen -=3D mlen; + for (m =3D m->next; m && datalen; m =3D m->next) { + mlen =3D rte_pktmbuf_data_len(m) < datalen ? + rte_pktmbuf_data_len(m) : datalen; + sglist[cnt].len =3D mlen; + sglist[cnt].iova =3D rte_pktmbuf_mtophys(m); + sglist[cnt].virt =3D rte_pktmbuf_mtod(m, uint8_t *); + sgtbl->total_bytes +=3D mlen; + cnt++; + datalen -=3D mlen; + } + + RTE_VERIFY(cnt <=3D MAX_SGBUF_CNT); + sgtbl->map_bufs_cnt =3D cnt; + return 0; +} + +static int +create_cipher_auth_sglist(struct nitrox_softreq *sr, + struct nitrox_sgtable *sgtbl, struct rte_mbuf *mbuf) +{ + struct rte_crypto_op *op =3D sr->op; + int auth_only_len; + int err; + + fill_sglist(sgtbl, sr->iv.len, sr->iv.iova, sr->iv.virt); + auth_only_len =3D op->sym->auth.data.length - op->sym->cipher.data.length= ; + if (unlikely(auth_only_len < 0)) + return -EINVAL; + + err =3D create_sglist_from_mbuf(sgtbl, mbuf, op->sym->auth.data.offset, + auth_only_len); + if (unlikely(err)) + return err; + + err =3D create_sglist_from_mbuf(sgtbl, mbuf, op->sym->cipher.data.offset, + op->sym->cipher.data.length); + if (unlikely(err)) + return err; + + return 0; +} + +static void +create_sgcomp(struct nitrox_sgtable *sgtbl) +{ + int i, j, nr_sgcomp; + struct nitrox_sgcomp *sgcomp =3D sgtbl->sgcomp; + struct nitrox_sglist *sglist =3D sgtbl->sglist; + + nr_sgcomp =3D RTE_ALIGN_MUL_CEIL(sgtbl->map_bufs_cnt, 4) / 4; + sgtbl->nr_sgcomp =3D nr_sgcomp; + for (i =3D 0; i < nr_sgcomp; i++, sgcomp++) { + for (j =3D 0; j < 4; j++, sglist++) { + sgcomp->len[j] =3D rte_cpu_to_be_16(sglist->len); + sgcomp->iova[j] =3D rte_cpu_to_be_64(sglist->iova); + } + } +} + +static int +create_cipher_auth_inbuf(struct nitrox_softreq *sr, + struct nitrox_sglist *digest) +{ + int err; + struct nitrox_crypto_ctx *ctx =3D sr->ctx; + + err =3D create_cipher_auth_sglist(sr, &sr->in, sr->op->sym->m_src); + if (unlikely(err)) + return err; + + if (ctx->auth_op =3D=3D RTE_CRYPTO_AUTH_OP_VERIFY) + fill_sglist(&sr->in, digest->len, digest->iova, digest->virt); + + create_sgcomp(&sr->in); + sr->dptr =3D sr->iova + offsetof(struct nitrox_softreq, in.sgcomp); + return 0; +} + +static int +create_cipher_auth_oop_outbuf(struct nitrox_softreq *sr, + struct nitrox_sglist *digest) +{ + int err; + struct nitrox_crypto_ctx *ctx =3D sr->ctx; + + err =3D create_cipher_auth_sglist(sr, &sr->out, sr->op->sym->m_dst); + if (unlikely(err)) + return err; + + if (ctx->auth_op =3D=3D RTE_CRYPTO_AUTH_OP_GENERATE) + fill_sglist(&sr->out, digest->len, digest->iova, digest->virt); + + return 0; +} + +static void +create_cipher_auth_inplace_outbuf(struct nitrox_softreq *sr, + struct nitrox_sglist *digest) +{ + int i, cnt; + struct nitrox_crypto_ctx *ctx =3D sr->ctx; + + cnt =3D sr->out.map_bufs_cnt; + for (i =3D 0; i < sr->in.map_bufs_cnt; i++, cnt++) { + sr->out.sglist[cnt].len =3D sr->in.sglist[i].len; + sr->out.sglist[cnt].iova =3D sr->in.sglist[i].iova; + sr->out.sglist[cnt].virt =3D sr->in.sglist[i].virt; + } + + sr->out.map_bufs_cnt =3D cnt; + if (ctx->auth_op =3D=3D RTE_CRYPTO_AUTH_OP_GENERATE) { + fill_sglist(&sr->out, digest->len, digest->iova, + digest->virt); + } else if (ctx->auth_op =3D=3D RTE_CRYPTO_AUTH_OP_VERIFY) { + sr->out.map_bufs_cnt--; + } +} + +static int +create_cipher_auth_outbuf(struct nitrox_softreq *sr, + struct nitrox_sglist *digest) +{ + struct rte_crypto_op *op =3D sr->op; + int cnt =3D 0; + + sr->resp.orh =3D PENDING_SIG; + sr->out.sglist[cnt].len =3D sizeof(sr->resp.orh); + sr->out.sglist[cnt].iova =3D sr->iova + offsetof(struct nitrox_softreq, + resp.orh); + sr->out.sglist[cnt].virt =3D &sr->resp.orh; + cnt++; + sr->out.map_bufs_cnt =3D cnt; + if (op->sym->m_dst) { + int err; + + err =3D create_cipher_auth_oop_outbuf(sr, digest); + if (unlikely(err)) + return err; + } else { + create_cipher_auth_inplace_outbuf(sr, digest); + } + + cnt =3D sr->out.map_bufs_cnt; + sr->resp.completion =3D PENDING_SIG; + sr->out.sglist[cnt].len =3D sizeof(sr->resp.completion); + sr->out.sglist[cnt].iova =3D sr->iova + offsetof(struct nitrox_softreq, + resp.completion); + sr->out.sglist[cnt].virt =3D &sr->resp.completion; + cnt++; + RTE_VERIFY(cnt <=3D MAX_SGBUF_CNT); + sr->out.map_bufs_cnt =3D cnt; + + create_sgcomp(&sr->out); + sr->rptr =3D sr->iova + offsetof(struct nitrox_softreq, out.sgcomp); + return 0; +} + +static void +create_aead_gph(uint32_t cryptlen, uint16_t ivlen, uint32_t authlen, + struct gphdr *gph) +{ + int auth_only_len; + union { + struct { +#if RTE_BYTE_ORDER =3D=3D RTE_BIG_ENDIAN + uint16_t iv_offset : 8; + uint16_t auth_offset : 8; +#else + uint16_t auth_offset : 8; + uint16_t iv_offset : 8; +#endif + }; + uint16_t value; + } param3; + + gph->param0 =3D rte_cpu_to_be_16(cryptlen); + gph->param1 =3D rte_cpu_to_be_16(authlen); + + auth_only_len =3D authlen - cryptlen; + gph->param2 =3D rte_cpu_to_be_16(ivlen + auth_only_len); + + param3.iv_offset =3D 0; + param3.auth_offset =3D ivlen; + gph->param3 =3D rte_cpu_to_be_16(param3.value); +} + static int process_cipher_auth_data(struct nitrox_softreq *sr) { - RTE_SET_USED(sr); + struct rte_crypto_op *op =3D sr->op; + int err; + struct nitrox_sglist digest; + + softreq_copy_iv(sr); + err =3D extract_cipher_auth_digest(sr, &digest); + if (unlikely(err)) + return err; + + err =3D create_cipher_auth_inbuf(sr, &digest); + if (unlikely(err)) + return err; + + err =3D create_cipher_auth_outbuf(sr, &digest); + if (unlikely(err)) + return err; + + create_aead_gph(op->sym->cipher.data.length, sr->iv.len, + op->sym->auth.data.length, &sr->gph); return 0; } =20 @@ -152,11 +560,11 @@ nitrox_process_se_req(uint16_t qno, struct rte_crypto= _op *op, struct nitrox_crypto_ctx *ctx, struct nitrox_softreq *sr) { - RTE_SET_USED(qno); softreq_init(sr, sr->iova); sr->ctx =3D ctx; sr->op =3D op; process_softreq(sr); + create_se_instr(sr, qno); sr->timeout =3D rte_get_timer_cycles() + CMD_TIMEOUT * rte_get_timer_hz()= ; return 0; } --=20 2.13.6