From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 65F16A0A02; Tue, 27 Apr 2021 17:38:40 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 4F810410F5; Tue, 27 Apr 2021 17:38:40 +0200 (CEST) Received: from NAM11-CO1-obe.outbound.protection.outlook.com (mail-co1nam11on2079.outbound.protection.outlook.com [40.107.220.79]) by mails.dpdk.org (Postfix) with ESMTP id 6952E40683 for ; Tue, 27 Apr 2021 17:38:38 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=kz47/FlmuvjyX8qFQkpFJ1GBaB//IXyVPg6O22weRrhU5f3VoFJJNBin9VZOPonmSSIZ9QlbDFrIVn+ctZnbP6MR1cxF/BH7VwvmlY9as01mHRLHqVdsbD7hOEGaPfvlDOBNzZ3eovYKtC4cjGoc+UBsodYAq7Fe08A+h9KxUSzPWedx6lPP6xzwGFOHgtiwHHEmHgkD4XTVDh6Mx4qqXsQcs7L+kzADCq/+85CV9r3dPfsPNSc2niQs6PyuMFPs5ur3k1gnSVENpv/Hqr68Quir4WqBLpFLadLXooJnMRBl5WjQQVkHru354jJT8z7hq8wuGWJFFXDdyyge0+McdA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=tehsqc0K4B2AQ58hURdmgcLVlx7rBLy3z0q/dKjVVPY=; b=DuqxYLWuas1sa4twzXGWXNweP+qQKoLnJOYRlMJHQL0BuC8/fn2Np3JcibKq8bAVcIiQsxJW8RL1RHWI6VRu9I01iDvE4KXMNRzlF/S07iAfqq0xNLIEQxEiLOiKD7suNnTa7VzNmVumsIJE6svbcMjXycjiNs+dnNKfOL5hWpZHfMoTky4584YrnI+2/lSGpt3r+FVopNRcyHh/pS2XnQVtPyq0Jo8tGaXTFxTky/BAu1M2Fqt7SFveQ/6NAudoxal9jFm8JVVb+aJ0u1uHMkb+F4NwuTIDcxfXMXBJEP68CQn2zbZCtMA7Cqbm9sLA2nd88/TL6SPXIKgldnO0iw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=tehsqc0K4B2AQ58hURdmgcLVlx7rBLy3z0q/dKjVVPY=; b=OZrgDLLUABaFKDua8ong/RcILviDYAP2YEYU1WhYUkCIpj+3cgnHhznlZXvbn3ezlET97owvHSMPEJbPKvpKYiS0XiWrm/R/q5h+5SrQlO7IumF0pGkseT9njhTUyQsyDPVYARKby44mIj9tevRCsBafyvt8fLNkfazPvDkwmnEakW+EWyEehyqKcF9xIurjtHsoOogTZtzXPHfH3iA1quS+zlcq0Iva2KdE36o75GpyWVFXGvMo9bbpbgkBnTibFtsWnmsmOGacRb401hebWfH72zOZ+7oRz/woBoVjWXaVkwA/mm1SlmPQ6W+kYXItnTuqMfCxa3vBrfiu3tfuWg== Received: from MW4PR04CA0034.namprd04.prod.outlook.com (2603:10b6:303:6a::9) by DM5PR1201MB0060.namprd12.prod.outlook.com (2603:10b6:4:51::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4065.23; Tue, 27 Apr 2021 15:38:36 +0000 Received: from CO1NAM11FT010.eop-nam11.prod.protection.outlook.com (2603:10b6:303:6a:cafe::e3) by MW4PR04CA0034.outlook.office365.com (2603:10b6:303:6a::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.26 via Frontend Transport; Tue, 27 Apr 2021 15:38:36 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by CO1NAM11FT010.mail.protection.outlook.com (10.13.175.88) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4065.21 via Frontend Transport; Tue, 27 Apr 2021 15:38:36 +0000 Received: from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 27 Apr 2021 15:38:34 +0000 From: Bing Zhao To: , CC: , , Date: Tue, 27 Apr 2021 18:37:55 +0300 Message-ID: <20210427153811.11554-2-bingz@nvidia.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20210427153811.11554-1-bingz@nvidia.com> References: <20210427153811.11554-1-bingz@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 70867e3b-842e-4d2c-a1ea-08d9099285ab X-MS-TrafficTypeDiagnostic: DM5PR1201MB0060: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:5797; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: uUFGMXCaznOVpHoYWdUYlULfKxRRpoyQm2E/S/Eh04tR9K/s5yNwe5aWArTfNYftSidl9XA3Fv/P5FG1A4e5St8Ao40xB5tpkm9X9UDsXCgSQnyV7eV2dNarPAQ7ieooOz4N1ZZzLro5Y1pd1FVYiwOxqWJjvfuY977DnHJzG1A+pNsC6O8tDnBh+NsrqHE6xuN7GbH5rMOiio69n4878AXvj5jsR8Krsu7YB4d4YZfTrH2I7vP1HTOCboCwLFrFa7eocud3SxWtH2EMB+Ct13aw5BeKI7nOA6GLMTZ831MBL/m76vKkuOPxjeM22UbkC1r/OyXc4qEH/m0kJlohEz27AkF1YaolPyaN+5fgaYLCvrCWuSL/f5N1HKHLrDN5lhc9CqeHNwo+hr/mZ5vO/rZFpEvbC84x3KHLxPGleAZjlC/f+JZ1F7ZyuS5yP5uRY1bZr3F85bNQClIk+h0lN0ofZR8AolvmeHVpDf2+GORW7x4MnH/jjk9mmMFvInWF8BFjM/op17EFxp+cAaCuLQPsUfYVr1amdZ4je1tT1EO1jldLdT/H8KpkNwMiegMAAkj03dL1Hk/o09hmIVRmvfCfOa/JXaDp9nVPY6+xlN1o1r9H+mP0U1PCPtj7Ar8AmjYNIhtHGXVzEHEeWYRrsS4tFk6KlFPdrGnAp8v8Fb0= X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(376002)(39860400002)(136003)(396003)(346002)(46966006)(36840700001)(1076003)(82310400003)(7636003)(6286002)(83380400001)(426003)(55016002)(107886003)(356005)(478600001)(70586007)(316002)(82740400003)(110136005)(6636002)(36860700001)(70206006)(36906005)(2616005)(6666004)(36756003)(186003)(7696005)(86362001)(8936002)(8676002)(16526019)(47076005)(26005)(336012)(4326008)(5660300002)(54906003)(2906002); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 27 Apr 2021 15:38:36.1019 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 70867e3b-842e-4d2c-a1ea-08d9099285ab X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT010.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR1201MB0060 Subject: [dpdk-dev] [PATCH 01/17] common/mlx5: add connection tracking object definition X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" The structures of ASO connection tracking offload object are added based on the definitions in the PRM. One CT object context will be loaded into the cache completely in a reversed order of dwords. The valid bit should be the MSB of the last dword. This is used for the conntrack context creation and update, as well as the query. The capabilities 2 (HCA_CAP_2) layout is also added. The connection tracking related capabilities could be queried via the HCA_CAP_2. Signed-off-by: Bing Zhao --- drivers/common/mlx5/mlx5_prm.h | 85 ++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 85 insertions(+) diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index c6d8060..853eb58 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -1119,6 +1119,7 @@ enum { MLX5_GET_HCA_CAP_OP_MOD_ROCE = 0x4 << 1, MLX5_GET_HCA_CAP_OP_MOD_NIC_FLOW_TABLE = 0x7 << 1, MLX5_GET_HCA_CAP_OP_MOD_VDPA_EMULATION = 0x13 << 1, + MLX5_GET_HCA_CAP_OP_MOD_GENERAL_DEVICE_2 = 0x20 << 1, }; #define MLX5_GENERAL_OBJ_TYPES_CAP_VIRTQ_NET_Q \ @@ -1661,6 +1662,29 @@ struct mlx5_ifc_flow_table_nic_cap_bits { struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties; }; +struct mlx5_ifc_cmd_hca_cap_2_bits { + u8 reserved_at_0[0x80]; /* End of DW4. */ + u8 reserved_at_80[0xb]; + u8 log_max_num_reserved_qpn[0x5]; + u8 reserved_at_90[0x3]; + u8 log_reserved_qpn_granularity[0x5]; + u8 reserved_at_98[0x3]; + u8 log_reserved_qpn_max_alloc[0x5]; /* End of DW5. */ + u8 max_reformat_insert_size[0x8]; + u8 max_reformat_insert_offset[0x8]; + u8 max_reformat_remove_size[0x8]; + u8 max_reformat_remove_offset[0x8]; /* End of DW6. */ + u8 aso_conntrack_reg_id[0x8]; + u8 reserved_at_c8[0x3]; + u8 log_conn_track_granularity[0x5]; + u8 reserved_at_d0[0x3]; + u8 log_conn_track_max_alloc[0x5]; + u8 reserved_at_d8[0x3]; + u8 log_max_conn_track_offload[0x5]; + u8 reserved_at_e0[0x20]; /* End of DW7. */ + u8 reserved_at_100[0x700]; +}; + union mlx5_ifc_hca_cap_union_bits { struct mlx5_ifc_cmd_hca_cap_bits cmd_hca_cap; struct mlx5_ifc_per_protocol_networking_offload_caps_bits @@ -2592,6 +2616,67 @@ struct mlx5_ifc_create_flow_meter_aso_in_bits { struct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr; struct mlx5_ifc_flow_meter_aso_bits flow_meter_aso; }; + +struct mlx5_ifc_tcp_window_params_bits { + u8 max_ack[0x20]; + u8 max_win[0x20]; + u8 reply_end[0x20]; + u8 sent_end[0x20]; +}; + +struct mlx5_ifc_conn_track_aso_bits { + struct mlx5_ifc_tcp_window_params_bits reply_dir; /* End of DW3. */ + struct mlx5_ifc_tcp_window_params_bits original_dir; /* End of DW7. */ + u8 last_end[0x20]; /* End of DW8. */ + u8 last_ack[0x20]; /* End of DW9. */ + u8 last_seq[0x20]; /* End of DW10. */ + u8 last_win[0x10]; + u8 reserved_at_170[0xa]; + u8 last_dir[0x1]; + u8 last_index[0x5]; /* End of DW11. */ + u8 reserved_at_180[0x40]; /* End of DW13. */ + u8 reply_dircetion_tcp_scale[0x4]; + u8 reply_dircetion_tcp_close_initiated[0x1]; + u8 reply_dircetion_tcp_liberal_enabled[0x1]; + u8 reply_dircetion_tcp_data_unacked[0x1]; + u8 reply_dircetion_tcp_max_ack[0x1]; + u8 reserved_at_1c8[0x8]; + u8 original_dircetion_tcp_scale[0x4]; + u8 original_dircetion_tcp_close_initiated[0x1]; + u8 original_dircetion_tcp_liberal_enabled[0x1]; + u8 original_dircetion_tcp_data_unacked[0x1]; + u8 original_dircetion_tcp_max_ack[0x1]; + u8 reserved_at_1d8[0x8]; /* End of DW14. */ + u8 valid[0x1]; + u8 state[0x3]; + u8 freeze_track[0x1]; + u8 reserved_at_1e5[0xb]; + u8 reserved_at_1f0[0x1]; + u8 connection_assured[0x1]; + u8 sack_permitted[0x1]; + u8 challenged_acked[0x1]; + u8 heartbeat[0x1]; + u8 max_ack_window[0x3]; + u8 reserved_at_1f8[0x1]; + u8 retransmission_counter[0x3]; + u8 retranmission_limit_exceeded[0x1]; + u8 retranmission_limit[0x3]; /* End of DW15. */ +}; + +struct mlx5_ifc_conn_track_offload_bits { + u8 modify_field_select[0x40]; + u8 reserved_at_40[0x40]; + u8 reserved_at_80[0x8]; + u8 conn_track_aso_access_pd[0x18]; + u8 reserved_at_a0[0x160]; + struct mlx5_ifc_conn_track_aso_bits conn_track_aso; +}; + +struct mlx5_ifc_create_conn_track_aso_in_bits { + struct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr; + struct mlx5_ifc_conn_track_offload_bits conn_track_offload; +}; + enum mlx5_access_aso_opc_mod { ASO_OPC_MOD_IPSEC = 0x0, ASO_OPC_MOD_CONNECTION_TRACKING = 0x1, -- 2.5.5