From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124])
by inbox.dpdk.org (Postfix) with ESMTP id 59612A0547;
Thu, 29 Apr 2021 17:47:49 +0200 (CEST)
Received: from [217.70.189.124] (localhost [127.0.0.1])
by mails.dpdk.org (Postfix) with ESMTP id BE7304133B;
Thu, 29 Apr 2021 17:47:47 +0200 (CEST)
Received: from NAM12-MW2-obe.outbound.protection.outlook.com
(mail-mw2nam12on2045.outbound.protection.outlook.com [40.107.244.45])
by mails.dpdk.org (Postfix) with ESMTP id B9A8B410F1
for <dev@dpdk.org>; Thu, 29 Apr 2021 17:47:46 +0200 (CEST)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
b=j0hVUC1+UfWaFBEpzu2tp6itr8EKp8nsmZgkAxb+8FjDgC5Po6nI12JEhxgTXU4Yo2DoyyX3FICc4bEwtMr7QShOGpcu8a8bPgS2sf2FXvU9G2OFyaWm0Uh20YOOx8iLOxfBTCjgE0tJWiYp04MwCAasa5hhbPOgvK561h/q7w80pmFzQo4EwWGzyPKoah8JJVzGY6PfHeuH4Frw76XQjGBrHBwr3MBmfMWqQgaJlJ/oJ6Hq4KmB8mbOv0dtMiNgslMOFJkgYAra9juJQfgOgY5lthf8OdnxeEYwAaZuZgKZEGMtFH6dtYNQEG++VqFjBJoJWuKQbMkZVD47/3cnPg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
s=arcselector9901;
h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
bh=etZ2fk0fB6Q72EpdEQcMJe97Lv3qTI2QYoTdowubuhE=;
b=WnfkorVLoKRQh7t4h+3lJJlh99Z+1oqQjLTdRgH5md6iMktQzlECfiI7XUfcmRqqxenntsNORtWOjxwUUO75I9uwJTLytc+DldhR/gzuBXayHj/QhZKAINnXKQyBRNWqtzkIcTVlW8eLp5Q9/C97PQfFPFOChaRbhFd116dt4qcytbvgFbDotD1N/0UCcDFXHO55BgHOaWGjkrukO+ZvgzuEQfkm7m0ej8NgkDeKvD8li4YW06DrQfP2vXrNHrzTna4RI+ZhXTRRDb4fEMtU44ud+Nwh2Qycnl2yCmnt/6DlcxJMRIdartLy/y+M/v4ZWU0RbYovsJSN0ZswriAAIw==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is
216.228.112.34) smtp.rcpttodomain=marvell.com smtp.mailfrom=nvidia.com;
dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com;
dkim=none (message not signed); arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;
s=selector2;
h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
bh=etZ2fk0fB6Q72EpdEQcMJe97Lv3qTI2QYoTdowubuhE=;
b=W4vNeETptrf7viLknnazYnNpuKj5TgzhTdtzsxoT70GeGwZFcF4sf2sBCNTmtGsT2HCggmzH+SvocrHbxMy084UoHPaLY6QVlomjqBVYGF7RRRrqw9l9wI1xJT4viNETNt1Xc3IelsWn0UYmPfykwtsSWLq842di4rGkwNbkN2lCaZ0gJPVd0kx9u7+A2w8OxI1S5anbnVfpjKLbOkixJPkDgYHsQlc+9eISyr6kEpGH09WaxMgHg33C3Yb0QClyptwdrlJ0Qbny78lGAEdmzWgSOlLGg0O+YHjwWYis+W6049nkYwmpeYLal8X9GZ1JtPSfThYRwcdM9QPxkxZoPw==
Received: from DM5PR18CA0082.namprd18.prod.outlook.com (2603:10b6:3:3::20) by
CH2PR12MB4053.namprd12.prod.outlook.com (2603:10b6:610:7c::10) with
Microsoft
SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.20.4065.23; Thu, 29 Apr 2021 15:47:45 +0000
Received: from DM6NAM11FT051.eop-nam11.prod.protection.outlook.com
(2603:10b6:3:3:cafe::f2) by DM5PR18CA0082.outlook.office365.com
(2603:10b6:3:3::20) with Microsoft SMTP Server (version=TLS1_2,
cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.25 via Frontend
Transport; Thu, 29 Apr 2021 15:47:45 +0000
X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34)
smtp.mailfrom=nvidia.com; marvell.com; dkim=none (message not signed)
header.d=none;marvell.com; dmarc=pass action=none header.from=nvidia.com;
Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates
216.228.112.34 as permitted sender) receiver=protection.outlook.com;
client-ip=216.228.112.34; helo=mail.nvidia.com;
Received: from mail.nvidia.com (216.228.112.34) by
DM6NAM11FT051.mail.protection.outlook.com (10.13.172.243) with Microsoft SMTP
Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id
15.20.4087.32 via Frontend Transport; Thu, 29 Apr 2021 15:47:44 +0000
Received: from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com
(172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 29 Apr
2021 15:47:43 +0000
From: Matan Azrad <matan@nvidia.com>
To: <dev@dpdk.org>
CC: <matan@nvidia.com>, <gakhil@marvell.com>, <suanmingm@nvidia.com>, "Shiri
Kuzin" <shirik@nvidia.com>
Date: Thu, 29 Apr 2021 18:46:59 +0300
Message-ID: <20210429154712.2820159-3-matan@nvidia.com>
X-Mailer: git-send-email 2.25.1
In-Reply-To: <20210429154712.2820159-1-matan@nvidia.com>
References: <20210408204849.9543-1-shirik@nvidia.com>
<20210429154712.2820159-1-matan@nvidia.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-Originating-IP: [172.20.145.6]
X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To
HQMAIL107.nvidia.com (172.20.187.13)
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: c4b520e1-2e5f-4939-1ac9-08d90b2621a8
X-MS-TrafficTypeDiagnostic: CH2PR12MB4053:
X-Microsoft-Antispam-PRVS: <CH2PR12MB405334B342B622267915B85BDF5F9@CH2PR12MB4053.namprd12.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:949;
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: s4TDXOLvBv0u4FZ6SxcVNJuZ65kNYPXOeY3gTZa3HAkeHCMFWqoGCpvuTjmwUIqOUKrBF4vXPPKavqYe8i745TvY0VsH8+Nch+jBnxMIUsOEpsSrmcHqZhbUBiwgcavSQ46WCQB285gbuHYPbz1ulCZrvgtjFv1538tE6BKhD+dsuUGpz0z5HPGxG2gdObWOFZH4PAs7oEMigfKEPDFpQ+I5HO2cfftOzQdMK6DbOFiu/xAgAN6uQ/cawYqV0o2UN7y7kbeOiGmj41aM6/5JivPIs8FSCsKI7VnZJU0kySB935kMgBGuuzoR+/Ty/SykRlMzn4pSLKiK5V3PNT5AmAcXZzjKPl414POfUkTXJuOfPioY6ZPvmSJlqRAG5b6Y4tUw5WL2YD/O39plNtUssXAoCx2B5pvAYcLi+CiASLW4M3NNt0UF5vckS9q52WGHfnOwbl0ORHYleeTfRzoAM7J1JUSWGTirzjdITRNHFNTWY/SD+IWgSMUqZZh4w+9UT0ZEGAOEBTu8NAiU5mrypZOOTpCeOPMInQSezqr3eDAhjHwIi64utdwiUx/sJd1+ss47IaWd3LddwSm45l5UM4hbdJIE0tMmo7e/FnvkMXEBMsesQazIC34DDt9R+S527c1L7jvWHB/lhuUCJCG/0+ePhraId+ZiZllHIjSIvY8=
X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:;
IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;
SFS:(4636009)(136003)(346002)(396003)(376002)(39860400002)(46966006)(36840700001)(186003)(70206006)(2906002)(316002)(70586007)(5660300002)(54906003)(36756003)(82740400003)(55016002)(4326008)(82310400003)(107886003)(8676002)(6916009)(36906005)(16526019)(6286002)(7696005)(7636003)(2616005)(426003)(36860700001)(6666004)(1076003)(26005)(86362001)(356005)(478600001)(47076005)(336012)(8936002)(83380400001);
DIR:OUT; SFP:1101;
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Apr 2021 15:47:44.9384 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: c4b520e1-2e5f-4939-1ac9-08d90b2621a8
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];
Helo=[mail.nvidia.com]
X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT051.eop-nam11.prod.protection.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH2PR12MB4053
Subject: [dpdk-dev] [PATCH v2 02/15] crypto/mlx5: add DEK object management
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>
From: Shiri Kuzin <shirik@nvidia.com>
A DEK(Data encryption Key) is an mlx5 HW object which represents the
cipher algorithm key.
The DEKs are used during data encryption/decryption operations.
In symmetric algorithms like AES-STS, we use the same DEK for both
encryption and decryption.
Use the mlx5 hash-list tool to manage the DEK objects in the PMD.
Provide the compare, create and destroy functions to manage DEKs in
hash-list and introduce an internal API to setup and unset the DEK
management and to prepare and destroy specific DEK object.
The DEK hash-list will be created in dev_configure routine and
destroyed in dev_close routine.
Signed-off-by: Shiri Kuzin <shirik@nvidia.com>
Acked-by: Matan Azrad <matan@nvidia.com>
---
drivers/crypto/mlx5/meson.build | 1 +
drivers/crypto/mlx5/mlx5_crypto.c | 44 +++++----
drivers/crypto/mlx5/mlx5_crypto.h | 51 ++++++++++
drivers/crypto/mlx5/mlx5_crypto_dek.c | 136 ++++++++++++++++++++++++++
4 files changed, 215 insertions(+), 17 deletions(-)
create mode 100644 drivers/crypto/mlx5/mlx5_crypto.h
create mode 100644 drivers/crypto/mlx5/mlx5_crypto_dek.c
diff --git a/drivers/crypto/mlx5/meson.build b/drivers/crypto/mlx5/meson.build
index 5bf0912766..0666c35094 100644
--- a/drivers/crypto/mlx5/meson.build
+++ b/drivers/crypto/mlx5/meson.build
@@ -11,6 +11,7 @@ fmt_name = 'mlx5_crypto'
deps += ['common_mlx5', 'eal', 'cryptodev']
sources = files(
'mlx5_crypto.c',
+ 'mlx5_crypto_dek.c',
)
cflags_options = [
'-std=c11',
diff --git a/drivers/crypto/mlx5/mlx5_crypto.c b/drivers/crypto/mlx5/mlx5_crypto.c
index 8a3a307f7b..e7c70c521f 100644
--- a/drivers/crypto/mlx5/mlx5_crypto.c
+++ b/drivers/crypto/mlx5/mlx5_crypto.c
@@ -3,12 +3,9 @@
*/
#include <rte_malloc.h>
-#include <rte_log.h>
#include <rte_errno.h>
+#include <rte_log.h>
#include <rte_pci.h>
-#include <rte_crypto.h>
-#include <rte_cryptodev.h>
-#include <rte_cryptodev_pmd.h>
#include <mlx5_glue.h>
#include <mlx5_common.h>
@@ -17,19 +14,10 @@
#include <mlx5_common_os.h>
#include "mlx5_crypto_utils.h"
+#include "mlx5_crypto.h"
#define MLX5_CRYPTO_DRIVER_NAME mlx5_crypto
-#define MLX5_CRYPTO_LOG_NAME pmd.crypto.mlx5
-
-struct mlx5_crypto_priv {
- TAILQ_ENTRY(mlx5_crypto_priv) next;
- struct ibv_context *ctx; /* Device context. */
- struct rte_pci_device *pci_dev;
- struct rte_cryptodev *crypto_dev;
- void *uar; /* User Access Region. */
- uint32_t pdn; /* Protection Domain number. */
- struct ibv_pd *pd;
-};
+#define MLX5_CRYPTO_LOG_NAME pmd.crypto.mlx5
TAILQ_HEAD(mlx5_crypto_privs, mlx5_crypto_priv) mlx5_crypto_priv_list =
TAILQ_HEAD_INITIALIZER(mlx5_crypto_priv_list);
@@ -48,11 +36,33 @@ static const struct rte_driver mlx5_drv = {
static struct cryptodev_driver mlx5_cryptodev_driver;
+static int
+mlx5_crypto_dev_configure(struct rte_cryptodev *dev,
+ struct rte_cryptodev_config *config __rte_unused)
+{
+ struct mlx5_crypto_priv *priv = dev->data->dev_private;
+
+ if (mlx5_crypto_dek_setup(priv) != 0) {
+ DRV_LOG(ERR, "Dek hash list creation has failed.");
+ return -ENOMEM;
+ }
+ return 0;
+}
+
+static int
+mlx5_crypto_dev_close(struct rte_cryptodev *dev)
+{
+ struct mlx5_crypto_priv *priv = dev->data->dev_private;
+
+ mlx5_crypto_dek_unset(priv);
+ return 0;
+}
+
static struct rte_cryptodev_ops mlx5_crypto_ops = {
- .dev_configure = NULL,
+ .dev_configure = mlx5_crypto_dev_configure,
.dev_start = NULL,
.dev_stop = NULL,
- .dev_close = NULL,
+ .dev_close = mlx5_crypto_dev_close,
.dev_infos_get = NULL,
.stats_get = NULL,
.stats_reset = NULL,
diff --git a/drivers/crypto/mlx5/mlx5_crypto.h b/drivers/crypto/mlx5/mlx5_crypto.h
new file mode 100644
index 0000000000..4ec67a7e0f
--- /dev/null
+++ b/drivers/crypto/mlx5/mlx5_crypto.h
@@ -0,0 +1,51 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright 2021 Mellanox Technologies, Ltd
+ */
+
+#ifndef MLX5_CRYPTO_H_
+#define MLX5_CRYPTO_H_
+
+#include <stdbool.h>
+
+#include <rte_cryptodev.h>
+#include <rte_cryptodev_pmd.h>
+
+#include <mlx5_common_utils.h>
+
+#define MLX5_CRYPTO_DEK_HTABLE_SZ (1 << 11)
+#define MLX5_CRYPTO_KEY_LENGTH 80
+
+struct mlx5_crypto_priv {
+ TAILQ_ENTRY(mlx5_crypto_priv) next;
+ struct ibv_context *ctx; /* Device context. */
+ struct rte_pci_device *pci_dev;
+ struct rte_cryptodev *crypto_dev;
+ void *uar; /* User Access Region. */
+ uint32_t pdn; /* Protection Domain number. */
+ struct ibv_pd *pd;
+ struct mlx5_hlist *dek_hlist; /* Dek hash list. */
+};
+
+struct mlx5_crypto_dek {
+ struct mlx5_hlist_entry entry; /* Pointer to DEK hash list entry. */
+ struct mlx5_devx_obj *obj; /* Pointer to DEK DevX object. */
+ uint8_t data[MLX5_CRYPTO_KEY_LENGTH]; /* DEK key data. */
+ bool size_is_48; /* Whether the key\data size is 48 bytes or not. */
+};
+
+int
+mlx5_crypto_dek_destroy(struct mlx5_crypto_priv *priv,
+ struct mlx5_crypto_dek *dek);
+
+struct mlx5_crypto_dek *
+mlx5_crypto_dek_prepare(struct mlx5_crypto_priv *priv,
+ struct rte_crypto_cipher_xform *cipher);
+
+int
+mlx5_crypto_dek_setup(struct mlx5_crypto_priv *priv);
+
+void
+mlx5_crypto_dek_unset(struct mlx5_crypto_priv *priv);
+
+#endif /* MLX5_CRYPTO_H_ */
+
diff --git a/drivers/crypto/mlx5/mlx5_crypto_dek.c b/drivers/crypto/mlx5/mlx5_crypto_dek.c
new file mode 100644
index 0000000000..c76e208845
--- /dev/null
+++ b/drivers/crypto/mlx5/mlx5_crypto_dek.c
@@ -0,0 +1,136 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright 2018 Mellanox Technologies, Ltd
+ */
+
+#include <rte_ip.h>
+#include <rte_common.h>
+#include <rte_errno.h>
+#include <rte_log.h>
+
+#include <mlx5_prm.h>
+#include <mlx5_devx_cmds.h>
+
+#include "mlx5_crypto_utils.h"
+#include "mlx5_crypto.h"
+
+struct mlx5_crypto_dek_ctx {
+ struct rte_crypto_cipher_xform *cipher;
+ struct mlx5_crypto_priv *priv;
+};
+
+int
+mlx5_crypto_dek_destroy(struct mlx5_crypto_priv *priv,
+ struct mlx5_crypto_dek *dek)
+{
+ return mlx5_hlist_unregister(priv->dek_hlist, &dek->entry);
+}
+
+struct mlx5_crypto_dek *
+mlx5_crypto_dek_prepare(struct mlx5_crypto_priv *priv,
+ struct rte_crypto_cipher_xform *cipher)
+{
+ struct mlx5_hlist *dek_hlist = priv->dek_hlist;
+ struct mlx5_crypto_dek_ctx dek_ctx = {
+ .cipher = cipher,
+ .priv = priv,
+ };
+ struct rte_crypto_cipher_xform *cipher_ctx = cipher;
+ uint64_t key64 = __rte_raw_cksum(cipher_ctx->key.data,
+ cipher_ctx->key.length, 0);
+ struct mlx5_hlist_entry *entry = mlx5_hlist_register(dek_hlist,
+ key64, &dek_ctx);
+
+ return entry == NULL ? NULL :
+ container_of(entry, struct mlx5_crypto_dek, entry);
+}
+
+static int
+mlx5_crypto_dek_match_cb(struct mlx5_hlist *list __rte_unused,
+ struct mlx5_hlist_entry *entry,
+ uint64_t key __rte_unused, void *cb_ctx)
+{
+ struct mlx5_crypto_dek_ctx *ctx = cb_ctx;
+ struct rte_crypto_cipher_xform *cipher_ctx = ctx->cipher;
+ struct mlx5_crypto_dek *dek =
+ container_of(entry, typeof(*dek), entry);
+ uint32_t key_len = dek->size_is_48 ? 48 : 80;
+
+ if (key_len != cipher_ctx->key.length)
+ return -1;
+ return memcmp(cipher_ctx->key.data, dek->data, key_len);
+}
+
+static struct mlx5_hlist_entry *
+mlx5_crypto_dek_create_cb(struct mlx5_hlist *list __rte_unused,
+ uint64_t key __rte_unused, void *cb_ctx)
+{
+ struct mlx5_crypto_dek_ctx *ctx = cb_ctx;
+ struct rte_crypto_cipher_xform *cipher_ctx = ctx->cipher;
+ struct mlx5_crypto_dek *dek = rte_zmalloc(__func__, sizeof(*dek),
+ RTE_CACHE_LINE_SIZE);
+ struct mlx5_devx_dek_attr dek_attr = {
+ .pd = ctx->priv->pdn,
+ .key_purpose = MLX5_CRYPTO_KEY_PURPOSE_AES_XTS,
+ .has_keytag = 1,
+ };
+
+ if (dek == NULL) {
+ DRV_LOG(ERR, "Failed to allocate dek memory.");
+ return NULL;
+ }
+ switch (cipher_ctx->key.length) {
+ case 48:
+ dek->size_is_48 = true;
+ dek_attr.key_size = MLX5_CRYPTO_KEY_SIZE_128b;
+ break;
+ case 80:
+ dek->size_is_48 = false;
+ dek_attr.key_size = MLX5_CRYPTO_KEY_SIZE_256b;
+ break;
+ default:
+ DRV_LOG(ERR, "Key size not supported.");
+ return NULL;
+ }
+ rte_memcpy(&dek_attr.key, cipher_ctx->key.data, cipher_ctx->key.length);
+ dek->obj = mlx5_devx_cmd_create_dek_obj(ctx->priv->ctx, &dek_attr);
+ if (dek->obj == NULL) {
+ rte_free(dek);
+ return NULL;
+ }
+ rte_memcpy(&dek->data, cipher_ctx->key.data, cipher_ctx->key.length);
+ return &dek->entry;
+}
+
+static void
+mlx5_crypto_dek_remove_cb(struct mlx5_hlist *list __rte_unused,
+ struct mlx5_hlist_entry *entry)
+{
+ struct mlx5_crypto_dek *dek =
+ container_of(entry, typeof(*dek), entry);
+
+ claim_zero(mlx5_devx_cmd_destroy(dek->obj));
+ rte_free(dek);
+}
+
+
+int
+mlx5_crypto_dek_setup(struct mlx5_crypto_priv *priv)
+{
+ priv->dek_hlist = mlx5_hlist_create("dek_hlist",
+ MLX5_CRYPTO_DEK_HTABLE_SZ,
+ 0, MLX5_HLIST_WRITE_MOST |
+ MLX5_HLIST_DIRECT_KEY,
+ mlx5_crypto_dek_create_cb,
+ mlx5_crypto_dek_match_cb,
+ mlx5_crypto_dek_remove_cb);
+ if (priv->dek_hlist == NULL)
+ return -1;
+ return 0;
+}
+
+void
+mlx5_crypto_dek_unset(struct mlx5_crypto_priv *priv)
+{
+ mlx5_hlist_destroy(priv->dek_hlist);
+ priv->dek_hlist = NULL;
+}
--
2.25.1