From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 16B94A0A02; Tue, 4 May 2021 19:55:46 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id F1B00410F2; Tue, 4 May 2021 19:55:45 +0200 (CEST) Received: from NAM11-BN8-obe.outbound.protection.outlook.com (mail-bn8nam11on2056.outbound.protection.outlook.com [40.107.236.56]) by mails.dpdk.org (Postfix) with ESMTP id 0CB1C410E5 for ; Tue, 4 May 2021 19:55:44 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=eK2W45JhTHiHuQrCK4knVUKWhW0gOCJwSdZ4rXAp/K4X2qeF45NzMfvVH+yYUBTBxjgEFKzkZNIwuzb5rxDvNNbmPU4+J83oOOF+xDzqNm5wQ2kcvlIBKtyD6ZHoFBUItK7E1E4V9Rb8fiw3qSl3/J9fCULMv9NAlwJIBKdovzQFme14HQgP3eiOCKlQRrattdfYZfnf5PrkK0k1XOdKpXpnsp3UthFtfJtvizHelEGXnXKL3RFwRmlShmKl+Xyrd00VlI4gRynr7uKzE/AbFR65c33Wtwj8b6LEEqKTDH9Pok0ThRdVOQ1zUFqdzXnJAQV8YWqvP6PCccp+dOhQNw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ADxW5wqMZL908x9yQehOjoYXJwojfY1Bv4Q+oMlRJ8E=; b=WcOhVNLzx4BGqFoVpFkDvqLHPkcECgQBugKaS/tNNji2njwztkDjao/4WNBP8UStaDJX7xNyTk1eR7v+WE1VTrGirAR4wv9aoUPrNkUllk54VQOTHO/Qrq6SFcNPn4Jw3XTtyRLgacQ6HLetMcnNH8xfuVgWi7vnvq4Fzgy7zMetrKE0GVLhp2EhS6qeXV5qfPdWhzKDU5sr7OH2jQOf80fHOD4om6FAwBkLdcq2hdS0T8hYBBEgBPSPSNRM89OBJQqaqlYQVioYRr1kavfI93EpCoqOnWWS4mDP1Q+KurkedUmLxKOLOFftpdAoUjRNiQRhFybuo9Y361nlIj34Kg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ADxW5wqMZL908x9yQehOjoYXJwojfY1Bv4Q+oMlRJ8E=; b=dXpFfxNgd3XGb4VCmJxm1217w01krhCmDeIAlIwd9a/ivk8pQ1olUbVR620RhFf9A9P7DVEkhIUt8XsG8gVt6JPMNaoJxai7p0muK+zF3p+/xgWV9U5MMtGWmEDIHTfrJhdUKbV2oWrbygvamtsAebVMNz0qZaW22MTItUGD4ns1UnB9fALWLUJdiUuTulyFxkQ6PiUK1QRTM7PGWMdVs0/FKrc3aqm5kJtQUcbHnlHu3eGGqGXPuazD9wb9LrFNyienpNWkAhVT5m7qjvb8zfXwl8XlaBQb0oLdQJga4aCLmvJL8KtT1253kDhgMja5PYBxDqrc3NrJFqdEhGFrtg== Received: from DM6PR11CA0070.namprd11.prod.outlook.com (2603:10b6:5:14c::47) by BN9PR12MB5131.namprd12.prod.outlook.com (2603:10b6:408:118::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.40; Tue, 4 May 2021 17:55:43 +0000 Received: from DM6NAM11FT018.eop-nam11.prod.protection.outlook.com (2603:10b6:5:14c:cafe::d9) by DM6PR11CA0070.outlook.office365.com (2603:10b6:5:14c::47) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.25 via Frontend Transport; Tue, 4 May 2021 17:55:42 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; monjalon.net; dkim=none (message not signed) header.d=none;monjalon.net; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT018.mail.protection.outlook.com (10.13.172.110) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4087.27 via Frontend Transport; Tue, 4 May 2021 17:55:42 +0000 Received: from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 4 May 2021 17:55:40 +0000 From: Matan Azrad To: CC: , , , "Thomas Monjalon" , Dekel Peled Date: Tue, 4 May 2021 20:54:47 +0300 Message-ID: <20210504175500.3385811-3-matan@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210504175500.3385811-1-matan@nvidia.com> References: <20210429154335.2820028-1-matan@nvidia.com> <20210504175500.3385811-1-matan@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 1f0f3ef1-45af-42de-ab55-08d90f25d60b X-MS-TrafficTypeDiagnostic: BN9PR12MB5131: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:3044; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: Tts2Fhly6Zw27+pOjd3dwYqrRKOuJW1vzsGj3fxFGhHxWJhOouDFoNctYGzQeZNYpRu+Yo745/O0UKxFh7Al/q+HBXwnuqC7iPFLiPhjItUby/aOY8EGP5wiUh9VoGpLjEr0W4ECIbzkYuuav8Gu7uCSV3zohnbijDqRO4SnYJDczFdUyr14hwVmYrN2KLhqOvt5kHpnTWsCDVpDqIEZLH+lltPnEwJwQnDthUfSjulOVfS6UtuMPY1KlQE/S2Px0eE22DVfp0kgj0pWTIP4mT3QyaXwxyE/fKIe8T5lU6/GNetH+FWzPc7Bq/lHJ9iuN/dAwWiT1EH5LGouAZY1yDeSet8mmNIaN/glqjtOfeI/Cv7LXxhmn1ZmaYooNy4oY3ulRYBfFDT36xgpCY9caqnrUi5+vvN1FiYs+QPLjo85jaNLXK2HZ8NPBxEuBENx7mTU1/tf2iRN9B4olUT/rZbXvYxoZ2k/U2OF1eHBeCMZ3XETzbwOXdvy3jBpe4TiVhjdr9mLIvZg0lvVXmFDfRRPGs6MYNbM/hhgnwb42MIM7OgbS5/njxrsGOBdAvRnQl5boYzOFdPHmmdeG+lS32XpP93SrP/EtwchujUNKZpokatAAjHX3ji41zxYx7hWeGVoPsMnTA6Ob7QeLGWs0SRm6w09IpAKfmotAg9hARc= X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(376002)(39860400002)(136003)(396003)(346002)(46966006)(36840700001)(7636003)(82740400003)(1076003)(7696005)(70586007)(426003)(336012)(8936002)(86362001)(186003)(16526019)(478600001)(70206006)(36860700001)(5660300002)(83380400001)(316002)(54906003)(6286002)(6916009)(36756003)(107886003)(82310400003)(2906002)(55016002)(47076005)(36906005)(356005)(4326008)(8676002)(26005)(2616005); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 May 2021 17:55:42.7772 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 1f0f3ef1-45af-42de-ab55-08d90f25d60b X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT018.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN9PR12MB5131 Subject: [dpdk-dev] [PATCH v3 02/15] common/mlx5: update GENEVE TLV OPT obj name X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" From: Dekel Peled Rename MLX5_OBJ_TYPE_GENEVE_TLV_OPT as MLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT, to align with other general objects names. Signed-off-by: Dekel Peled Acked-by: Matan Azrad --- drivers/common/mlx5/mlx5_devx_cmds.c | 2 +- drivers/common/mlx5/mlx5_prm.h | 4 ++-- 2 files changed, 3 insertions(+), 3 deletions(-) diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c index 79fff6457c..831175efc5 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.c +++ b/drivers/common/mlx5/mlx5_devx_cmds.c @@ -2265,7 +2265,7 @@ mlx5_devx_cmd_create_geneve_tlv_option(void *ctx, MLX5_SET(general_obj_in_cmd_hdr, hdr, opcode, MLX5_CMD_OP_CREATE_GENERAL_OBJECT); MLX5_SET(general_obj_in_cmd_hdr, hdr, obj_type, - MLX5_OBJ_TYPE_GENEVE_TLV_OPT); + MLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT); MLX5_SET(geneve_tlv_option, opt, option_class, rte_be_to_cpu_16(class)); MLX5_SET(geneve_tlv_option, opt, option_type, type); diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index da1510ac1e..2e5e42f6e9 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -1108,7 +1108,7 @@ enum { #define MLX5_GENERAL_OBJ_TYPES_CAP_FLOW_METER_ASO \ (1ULL << MLX5_GENERAL_OBJ_TYPE_FLOW_METER_ASO) #define MLX5_GENERAL_OBJ_TYPES_CAP_GENEVE_TLV_OPT \ - (1ULL << MLX5_OBJ_TYPE_GENEVE_TLV_OPT) + (1ULL << MLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT) enum { MLX5_HCA_CAP_OPMOD_GET_MAX = 0, @@ -2402,7 +2402,7 @@ struct mlx5_ifc_create_cq_in_bits { }; enum { - MLX5_OBJ_TYPE_GENEVE_TLV_OPT = 0x000b, + MLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT = 0x000b, MLX5_GENERAL_OBJ_TYPE_VIRTQ = 0x000d, MLX5_GENERAL_OBJ_TYPE_VIRTIO_Q_COUNTERS = 0x001c, MLX5_GENERAL_OBJ_TYPE_FLEX_PARSE_GRAPH = 0x0022, -- 2.25.1