From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id D4E06A0524; Wed, 5 May 2021 08:51:18 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 354B4410E5; Wed, 5 May 2021 08:51:16 +0200 (CEST) Received: from NAM11-DM6-obe.outbound.protection.outlook.com (mail-dm6nam11on2084.outbound.protection.outlook.com [40.107.223.84]) by mails.dpdk.org (Postfix) with ESMTP id 4F782410E2 for ; Wed, 5 May 2021 08:51:15 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=hzZM8lB9jwjs5mgRdbiiZxChlKW68L1zitLdrSR2MIBSXbpGVWtPCYQwks2JGfZxNkq1I2Yv6uarJD8I+wzfvy7jyqJq0xOG+UorkUtKcdpRyH5YJWfob5+vvIwkjrRKjOpFKoYlUhNICqgvvzarmPVI53zoOwWA/mege+ona3aHufsjNrSfKkatKFFg2zYACmUraL0FIDoNY9mPyM0V32t8aYqipob83IXcPbULurTNOrFDi7kZcZZo7VmrRJiL9UOGi5etKiFAadYkfR8/aSecfu6j/v2Cu3v7wFXuwIu91X5lMvrzCTXOkLat7u5+0YvG5xOao/GPLRw8h8XHxQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=5uspStJGi7azuGBUFLAJhXBosm3Gerfwhq2gRdViM+E=; b=l+THnOix+2WA6Y/leyMXVeDheJcVUzT8fNXDkn5+0qhUfmMe6QgQZSU3BcB9E1Mqbjn3lgNKhwkIE96oToHSw3my2ShdIwCUrrDpJ8ohUGy4j+MS6ePqONQx8LpmQfWoLaKQuEG/TGOVF5td82G/Yn1U3lPR4maURAC4TmSSN55OqeRhyDVLKumApzOzXWAsQTbPYZyQ3mWkxSwvesijNh8Vyo0Ic4Q142XwTT7zDZcaNKmtqKj5KcatRT9nXpGvMTk5IHp81UxZ+MjqvVHcGL0BJZh94m+2uFzgs63pLDqasnxUmXi9YpzEMAZGTcKV2Hm3s6nGiu2wfy4o1F5gTw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=5uspStJGi7azuGBUFLAJhXBosm3Gerfwhq2gRdViM+E=; b=Yt/aeci9sovKwZoejjYzzXO7+12iDjdwnh21JVkEXjHLCmujrmnfFO6DngVfYq5GebhqcC7VaRVF042rk5uPffRrVwPn5et0Pc3mULjflxxRuCzaz3ac5RH3rirYSwPhb1NJJ24sRUQlQtoXQEi9uHHgFIIu2TFB077n9RLoiMheEf3dOyrNyOc62BvqRJr6XIa245DNGEZM4zZYVm1jRz2WiHjxIcDp83D/HmASDwVvj/1O4s7xhlhdP3nnSCzN1jgDxIRpQ1kdSzPbYXO45dOEL0i1iBWi5fhT3J/MlbQb44FDZU2PTcjXBbucrCMbvACeuxE1sMPQirYlJdiVyQ== Received: from BN6PR16CA0042.namprd16.prod.outlook.com (2603:10b6:405:14::28) by DM6PR12MB3435.namprd12.prod.outlook.com (2603:10b6:5:39::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.24; Wed, 5 May 2021 06:51:14 +0000 Received: from BN8NAM11FT046.eop-nam11.prod.protection.outlook.com (2603:10b6:405:14:cafe::8b) by BN6PR16CA0042.outlook.office365.com (2603:10b6:405:14::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.25 via Frontend Transport; Wed, 5 May 2021 06:51:13 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by BN8NAM11FT046.mail.protection.outlook.com (10.13.177.127) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4108.25 via Frontend Transport; Wed, 5 May 2021 06:51:13 +0000 Received: from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 5 May 2021 06:50:35 +0000 From: Bing Zhao To: , , CC: , , Date: Wed, 5 May 2021 09:49:53 +0300 Message-ID: <20210505065008.30680-3-bingz@nvidia.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20210505065008.30680-1-bingz@nvidia.com> References: <20210427153811.11554-1-bingz@nvidia.com> <20210505065008.30680-1-bingz@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL101.nvidia.com (172.20.187.10) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 5cd27846-203c-4c36-07d2-08d90f922cba X-MS-TrafficTypeDiagnostic: DM6PR12MB3435: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:6108; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: gMKj0L4ZZjpqiBTXHF0no6M4KZXk7Hl26GVfvYOJSR0y/OibbpC2416KPYURtW733o5M+bFOvT3KdWLLvHuFS3mke46KN2BS3MVTbtMYd5US6s3U84T1U7ByDPS/wlAi6+diDGVF1w/FawYva9j2LWlGn2NEUoR9CAPMkDoA/oof7tc2GbeKvS28SGWF09DeBYkNROeLES8a7t7Yzf+94D3/2DWAMJEZrs9PPCtM0Oee2XnSot1e4ggOFn+Fh4FsU/ObMLh3rbg+vj825RLiLn2cyT9y4UXRrOuJZ/Git8/P7C2H9RaKQf+P5+uJbW+tYUaKiyLMBpgCqjJTEFot6tfSlXJuUpMKa4bYKQgNZNVbDglDfXaVd7HOyD6yuEWh1VaDZeP3/GD1JyHkubsPPICnN90LmX8T1Iyk1CVm903NuQmVDLipt49nRHwltyU4VKzp5lXs48fQzVDrVfKw09KVmjn77A/iV0NCgGpshWTro/oqDtq0s+myrT99hqtDUS9iuNwWZEaKvUlgmUB7fea+bHbmaITkirHgYNf/qT4w1SEN8DA9ZEmxQZNGWTPivMlSTz2CP/Aea5SaQ7ybGKrk50hbdkpfxBFwEgIDwlgKxXuWzQBXU39NWDd8l4iRnwyZxk/4j5v4bzupLpwZ8eqaFyqh8hsAGz9DbjBkDqw= X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(376002)(346002)(136003)(396003)(39860400002)(46966006)(36840700001)(2616005)(8676002)(16526019)(336012)(47076005)(82310400003)(426003)(55016002)(356005)(6286002)(86362001)(83380400001)(36860700001)(478600001)(7636003)(110136005)(82740400003)(4326008)(8936002)(186003)(6666004)(26005)(1076003)(107886003)(54906003)(2906002)(7696005)(316002)(70586007)(36756003)(70206006)(36906005)(5660300002); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 May 2021 06:51:13.6838 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 5cd27846-203c-4c36-07d2-08d90f922cba X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT046.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB3435 Subject: [dpdk-dev] [PATCH v3 02/17] common/mlx5: add CT offload capability checking X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" During startup, the ASO connection tracking offload capability could be queried via HCA_CAP_QUERY command. If the HW doesn't support ASO CT, the value would be 0 by default. The following initialization should be skipped and the creation of the CT object should return a failure directly. The following CT creation should also check this capability. With the old driver, the pre-processing macro should be used in order to make the compiling pass. Signed-off-by: Bing Zhao --- drivers/common/mlx5/linux/meson.build | 2 ++ drivers/common/mlx5/mlx5_devx_cmds.c | 3 +++ drivers/common/mlx5/mlx5_devx_cmds.h | 1 + drivers/common/mlx5/mlx5_prm.h | 3 +++ 4 files changed, 9 insertions(+) diff --git a/drivers/common/mlx5/linux/meson.build b/drivers/common/mlx5/linux/meson.build index 3334bd5cb2..007834a49b 100644 --- a/drivers/common/mlx5/linux/meson.build +++ b/drivers/common/mlx5/linux/meson.build @@ -189,6 +189,8 @@ has_sym_args = [ 'MLX5_WQE_UMR_CTRL_FLAG_INLINE' ], [ 'HAVE_MLX5_DR_FLOW_DUMP_RULE', 'infiniband/mlx5dv.h', 'mlx5dv_dump_dr_rule' ], + [ 'HAVE_MLX5_DR_ACTION_ASO_CT', 'infiniband/mlx5dv.h', + 'MLX5DV_DR_ACTION_FLAGS_ASO_CT_DIRECTION_INITIATOR' ], ] config = configuration_data() foreach arg:has_sym_args diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c index 79fff6457c..ad67883fde 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.c +++ b/drivers/common/mlx5/mlx5_devx_cmds.c @@ -760,6 +760,9 @@ mlx5_devx_cmd_query_hca_attr(void *ctx, MLX5_GET(cmd_hca_cap, hcattr, umr_indirect_mkey_disabled); attr->umr_modify_entity_size_disabled = MLX5_GET(cmd_hca_cap, hcattr, umr_modify_entity_size_disabled); + attr->ct_offload = !!(MLX5_GET64(cmd_hca_cap, hcattr, + general_obj_types) & + MLX5_GENERAL_OBJ_TYPES_CAP_CONN_TRACK_OFFLOAD); if (attr->qos.sup) { MLX5_SET(query_hca_cap_in, in, op_mod, MLX5_GET_HCA_CAP_OP_MOD_QOS_CAP | diff --git a/drivers/common/mlx5/mlx5_devx_cmds.h b/drivers/common/mlx5/mlx5_devx_cmds.h index 870bdb6b30..746320cf04 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.h +++ b/drivers/common/mlx5/mlx5_devx_cmds.h @@ -137,6 +137,7 @@ struct mlx5_hca_attr { uint32_t qp_ts_format:2; uint32_t regex:1; uint32_t reg_c_preserve:1; + uint32_t ct_offload:1; /* General obj type ASO CT offload supported. */ uint32_t regexp_num_of_engines; uint32_t log_max_ft_sampler_num:8; uint32_t geneve_tlv_opt; diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index 4da89d3379..71bdf43668 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -1134,6 +1134,8 @@ enum { (1ULL << MLX5_GENERAL_OBJ_TYPE_FLOW_METER_ASO) #define MLX5_GENERAL_OBJ_TYPES_CAP_GENEVE_TLV_OPT \ (1ULL << MLX5_OBJ_TYPE_GENEVE_TLV_OPT) +#define MLX5_GENERAL_OBJ_TYPES_CAP_CONN_TRACK_OFFLOAD \ + (1ULL << MLX5_GENERAL_OBJ_TYPE_CONN_TRACK_OFFLOAD) enum { MLX5_HCA_CAP_OPMOD_GET_MAX = 0, @@ -2456,6 +2458,7 @@ enum { MLX5_GENERAL_OBJ_TYPE_FLEX_PARSE_GRAPH = 0x0022, MLX5_GENERAL_OBJ_TYPE_FLOW_METER_ASO = 0x0024, MLX5_GENERAL_OBJ_TYPE_FLOW_HIT_ASO = 0x0025, + MLX5_GENERAL_OBJ_TYPE_CONN_TRACK_OFFLOAD = 0x0031, }; struct mlx5_ifc_general_obj_in_cmd_hdr_bits { -- 2.27.0