From: Venkat Duvvuru <venkatkumar.duvvuru@broadcom.com>
To: dev@dpdk.org
Cc: Jeffrey Huang <jeffrey.huang@broadcom.com>,
Randy Schacher <stuart.schacher@broadcom.com>,
Venkat Duvvuru <venkatkumar.duvvuru@broadcom.com>
Subject: [dpdk-dev] [PATCH 01/58] net/bnxt: add CFA folder to HCAPI directory
Date: Sun, 30 May 2021 14:28:32 +0530 [thread overview]
Message-ID: <20210530085929.29695-2-venkatkumar.duvvuru@broadcom.com> (raw)
In-Reply-To: <20210530085929.29695-1-venkatkumar.duvvuru@broadcom.com>
From: Jeffrey Huang <jeffrey.huang@broadcom.com>
Before introducing more HCAPI components to DPDK, the CFA code needs
to be organized into a dedicated folder so it is separated from
other new HCAPI components
Signed-off-by: Jeffrey Huang <jeffrey.huang@broadcom.com>
Signed-off-by: Randy Schacher <stuart.schacher@broadcom.com>
Signed-off-by: Venkat Duvvuru <venkatkumar.duvvuru@broadcom.com>
Reviewed-by: Farah Smith <farah.smith@broadcom.com>
---
drivers/net/bnxt/hcapi/{ => cfa}/hcapi_cfa.h | 14 -
.../net/bnxt/hcapi/{ => cfa}/hcapi_cfa_defs.h | 8 +-
.../net/bnxt/hcapi/{ => cfa}/hcapi_cfa_p4.c | 0
.../net/bnxt/hcapi/{ => cfa}/hcapi_cfa_p4.h | 2 -
drivers/net/bnxt/hcapi/cfa/meson.build | 10 +
drivers/net/bnxt/hcapi/cfa_p40_hw.h | 781 ------------------
drivers/net/bnxt/hcapi/cfa_p40_tbl.h | 303 -------
drivers/net/bnxt/meson.build | 65 +-
drivers/net/bnxt/tf_core/meson.build | 33 +
drivers/net/bnxt/tf_core/tf_core.h | 2 +-
drivers/net/bnxt/tf_core/tf_em.h | 2 +-
drivers/net/bnxt/tf_ulp/meson.build | 28 +
12 files changed, 89 insertions(+), 1159 deletions(-)
rename drivers/net/bnxt/hcapi/{ => cfa}/hcapi_cfa.h (96%)
rename drivers/net/bnxt/hcapi/{ => cfa}/hcapi_cfa_defs.h (98%)
rename drivers/net/bnxt/hcapi/{ => cfa}/hcapi_cfa_p4.c (100%)
rename drivers/net/bnxt/hcapi/{ => cfa}/hcapi_cfa_p4.h (99%)
create mode 100644 drivers/net/bnxt/hcapi/cfa/meson.build
delete mode 100644 drivers/net/bnxt/hcapi/cfa_p40_hw.h
delete mode 100644 drivers/net/bnxt/hcapi/cfa_p40_tbl.h
create mode 100644 drivers/net/bnxt/tf_core/meson.build
create mode 100644 drivers/net/bnxt/tf_ulp/meson.build
diff --git a/drivers/net/bnxt/hcapi/hcapi_cfa.h b/drivers/net/bnxt/hcapi/cfa/hcapi_cfa.h
similarity index 96%
rename from drivers/net/bnxt/hcapi/hcapi_cfa.h
rename to drivers/net/bnxt/hcapi/cfa/hcapi_cfa.h
index c58092e72d..b8c85a0fca 100644
--- a/drivers/net/bnxt/hcapi/hcapi_cfa.h
+++ b/drivers/net/bnxt/hcapi/cfa/hcapi_cfa.h
@@ -14,20 +14,6 @@
#include "hcapi_cfa_defs.h"
-#if CHIP_CFG == SR_A
-#define SUPPORT_CFA_HW_P45 1
-#undef SUPPORT_CFA_HW_P4
-#define SUPPORT_CFA_HW_P4 0
-#elif CHIP_CFG == CMB_A
-#define SUPPORT_CFA_HW_P4 1
-#else
-#error "Chip not supported"
-#endif
-
-#if SUPPORT_CFA_HW_P4 && SUPPORT_CFA_HW_P58 && SUPPORT_CFA_HW_P59
-#define SUPPORT_CFA_HW_ALL 1
-#endif
-
/**
* Index used for the sram_entries field
*/
diff --git a/drivers/net/bnxt/hcapi/hcapi_cfa_defs.h b/drivers/net/bnxt/hcapi/cfa/hcapi_cfa_defs.h
similarity index 98%
rename from drivers/net/bnxt/hcapi/hcapi_cfa_defs.h
rename to drivers/net/bnxt/hcapi/cfa/hcapi_cfa_defs.h
index b3d6892b0b..08f098ec86 100644
--- a/drivers/net/bnxt/hcapi/hcapi_cfa_defs.h
+++ b/drivers/net/bnxt/hcapi/cfa/hcapi_cfa_defs.h
@@ -17,11 +17,6 @@
#include <stdint.h>
#include <stddef.h>
-#define SUPPORT_CFA_HW_ALL 0
-#define SUPPORT_CFA_HW_P4 1
-#define SUPPORT_CFA_HW_P58 0
-#define SUPPORT_CFA_HW_P59 0
-
#define CFA_BITS_PER_BYTE (8)
#define __CFA_ALIGN_MASK(x, mask) (((x) + (mask)) & ~(mask))
#define CFA_ALIGN(x, a) __CFA_ALIGN_MASK(x, (a) - 1)
@@ -49,8 +44,7 @@ enum hcapi_cfa_ver {
HCAPI_CFA_P40 = 0, /**< CFA phase 4.0 */
HCAPI_CFA_P45 = 1, /**< CFA phase 4.5 */
HCAPI_CFA_P58 = 2, /**< CFA phase 5.8 */
- HCAPI_CFA_P59 = 3, /**< CFA phase 5.9 */
- HCAPI_CFA_PMAX = 4
+ HCAPI_CFA_PMAX = 3
};
/**
diff --git a/drivers/net/bnxt/hcapi/hcapi_cfa_p4.c b/drivers/net/bnxt/hcapi/cfa/hcapi_cfa_p4.c
similarity index 100%
rename from drivers/net/bnxt/hcapi/hcapi_cfa_p4.c
rename to drivers/net/bnxt/hcapi/cfa/hcapi_cfa_p4.c
diff --git a/drivers/net/bnxt/hcapi/hcapi_cfa_p4.h b/drivers/net/bnxt/hcapi/cfa/hcapi_cfa_p4.h
similarity index 99%
rename from drivers/net/bnxt/hcapi/hcapi_cfa_p4.h
rename to drivers/net/bnxt/hcapi/cfa/hcapi_cfa_p4.h
index 305c83bc9f..74a5483c0b 100644
--- a/drivers/net/bnxt/hcapi/hcapi_cfa_p4.h
+++ b/drivers/net/bnxt/hcapi/cfa/hcapi_cfa_p4.h
@@ -6,8 +6,6 @@
#ifndef _HCAPI_CFA_P4_H_
#define _HCAPI_CFA_P4_H_
-#include "cfa_p40_hw.h"
-
/** CFA phase 4 fix formatted table(layout) ID definition
*
*/
diff --git a/drivers/net/bnxt/hcapi/cfa/meson.build b/drivers/net/bnxt/hcapi/cfa/meson.build
new file mode 100644
index 0000000000..8b70d273f4
--- /dev/null
+++ b/drivers/net/bnxt/hcapi/cfa/meson.build
@@ -0,0 +1,10 @@
+# SPDX-License-Identifier: BSD-3-Clause
+# Copyright(c) 2018 Intel Corporation
+# Copyright(c) 2021 Broadcom
+
+#Include the folder for headers
+includes += include_directories('.')
+
+#Add the source files
+sources += files(
+ 'hcapi_cfa_p4.c')
diff --git a/drivers/net/bnxt/hcapi/cfa_p40_hw.h b/drivers/net/bnxt/hcapi/cfa_p40_hw.h
deleted file mode 100644
index 5e32529886..0000000000
--- a/drivers/net/bnxt/hcapi/cfa_p40_hw.h
+++ /dev/null
@@ -1,781 +0,0 @@
-/* SPDX-License-Identifier: BSD-3-Clause
- * Copyright(c) 2019-2021 Broadcom
- * All rights reserved.
- */
-/*
- * Name: cfa_p40_hw.h
- *
- * Description: header for SWE based on Truflow
- *
- * Date: taken from 12/16/19 17:18:12
- *
- * Note: This file was first generated using tflib_decode.py.
- *
- * Changes have been made due to lack of availability of xml for
- * additional tables at this time (EEM Record and union table fields)
- * Changes not autogenerated are noted in comments.
- */
-
-#ifndef _CFA_P40_HW_H_
-#define _CFA_P40_HW_H_
-
-/**
- * Valid TCAM entry. (for idx 5 ...)
- */
-#define CFA_P40_PROF_L2_CTXT_TCAM_VALID_BITPOS 166
-#define CFA_P40_PROF_L2_CTXT_TCAM_VALID_NUM_BITS 1
-/**
- * Key type (pass). (for idx 5 ...)
- */
-#define CFA_P40_PROF_L2_CTXT_TCAM_KEY_TYPE_BITPOS 164
-#define CFA_P40_PROF_L2_CTXT_TCAM_KEY_TYPE_NUM_BITS 2
-/**
- * Tunnel HDR type. (for idx 5 ...)
- */
-#define CFA_P40_PROF_L2_CTXT_TCAM_TUN_HDR_TYPE_BITPOS 160
-#define CFA_P40_PROF_L2_CTXT_TCAM_TUN_HDR_TYPE_NUM_BITS 4
-/**
- * Number of VLAN tags in tunnel l2 header. (for idx 4 ...)
- */
-#define CFA_P40_PROF_L2_CTXT_TCAM_T_L2_NUMTAGS_BITPOS 158
-#define CFA_P40_PROF_L2_CTXT_TCAM_T_L2_NUMTAGS_NUM_BITS 2
-/**
- * Number of VLAN tags in l2 header. (for idx 4 ...)
- */
-#define CFA_P40_PROF_L2_CTXT_TCAM_L2_NUMTAGS_BITPOS 156
-#define CFA_P40_PROF_L2_CTXT_TCAM_L2_NUMTAGS_NUM_BITS 2
-/**
- * Tunnel/Inner Source/Dest. MAC Address.
- */
-#define CFA_P40_PROF_L2_CTXT_TCAM_MAC1_BITPOS 108
-#define CFA_P40_PROF_L2_CTXT_TCAM_MAC1_NUM_BITS 48
-/**
- * Tunnel Outer VLAN Tag ID. (for idx 3 ...)
- */
-#define CFA_P40_PROF_L2_CTXT_TCAM_T_OVID_BITPOS 96
-#define CFA_P40_PROF_L2_CTXT_TCAM_T_OVID_NUM_BITS 12
-/**
- * Tunnel Inner VLAN Tag ID. (for idx 2 ...)
- */
-#define CFA_P40_PROF_L2_CTXT_TCAM_T_IVID_BITPOS 84
-#define CFA_P40_PROF_L2_CTXT_TCAM_T_IVID_NUM_BITS 12
-/**
- * Source Partition. (for idx 2 ...)
- */
-#define CFA_P40_PROF_L2_CTXT_TCAM_SPARIF_BITPOS 80
-#define CFA_P40_PROF_L2_CTXT_TCAM_SPARIF_NUM_BITS 4
-/**
- * Source Virtual I/F. (for idx 2 ...)
- */
-#define CFA_P40_PROF_L2_CTXT_TCAM_SVIF_BITPOS 72
-#define CFA_P40_PROF_L2_CTXT_TCAM_SVIF_NUM_BITS 8
-/**
- * Tunnel/Inner Source/Dest. MAC Address.
- */
-#define CFA_P40_PROF_L2_CTXT_TCAM_MAC0_BITPOS 24
-#define CFA_P40_PROF_L2_CTXT_TCAM_MAC0_NUM_BITS 48
-/**
- * Outer VLAN Tag ID.
- */
-#define CFA_P40_PROF_L2_CTXT_TCAM_OVID_BITPOS 12
-#define CFA_P40_PROF_L2_CTXT_TCAM_OVID_NUM_BITS 12
-/**
- * Inner VLAN Tag ID.
- */
-#define CFA_P40_PROF_L2_CTXT_TCAM_IVID_BITPOS 0
-#define CFA_P40_PROF_L2_CTXT_TCAM_IVID_NUM_BITS 12
-
-enum cfa_p40_prof_l2_ctxt_tcam_flds {
- CFA_P40_PROF_L2_CTXT_TCAM_VALID_FLD = 0,
- CFA_P40_PROF_L2_CTXT_TCAM_KEY_TYPE_FLD = 1,
- CFA_P40_PROF_L2_CTXT_TCAM_TUN_HDR_TYPE_FLD = 2,
- CFA_P40_PROF_L2_CTXT_TCAM_T_L2_NUMTAGS_FLD = 3,
- CFA_P40_PROF_L2_CTXT_TCAM_L2_NUMTAGS_FLD = 4,
- CFA_P40_PROF_L2_CTXT_TCAM_MAC1_FLD = 5,
- CFA_P40_PROF_L2_CTXT_TCAM_T_OVID_FLD = 6,
- CFA_P40_PROF_L2_CTXT_TCAM_T_IVID_FLD = 7,
- CFA_P40_PROF_L2_CTXT_TCAM_SPARIF_FLD = 8,
- CFA_P40_PROF_L2_CTXT_TCAM_SVIF_FLD = 9,
- CFA_P40_PROF_L2_CTXT_TCAM_MAC0_FLD = 10,
- CFA_P40_PROF_L2_CTXT_TCAM_OVID_FLD = 11,
- CFA_P40_PROF_L2_CTXT_TCAM_IVID_FLD = 12,
- CFA_P40_PROF_L2_CTXT_TCAM_MAX_FLD
-};
-
-#define CFA_P40_PROF_L2_CTXT_TCAM_TOTAL_NUM_BITS 167
-
-/**
- * Valid entry. (for idx 2 ...)
- */
-#define CFA_P40_ACT_VEB_TCAM_VALID_BITPOS 79
-#define CFA_P40_ACT_VEB_TCAM_VALID_NUM_BITS 1
-/**
- * reserved program to 0. (for idx 2 ...)
- */
-#define CFA_P40_ACT_VEB_TCAM_RESERVED_BITPOS 78
-#define CFA_P40_ACT_VEB_TCAM_RESERVED_NUM_BITS 1
-/**
- * PF Parif Number. (for idx 2 ...)
- */
-#define CFA_P40_ACT_VEB_TCAM_PARIF_IN_BITPOS 74
-#define CFA_P40_ACT_VEB_TCAM_PARIF_IN_NUM_BITS 4
-/**
- * Number of VLAN Tags. (for idx 2 ...)
- */
-#define CFA_P40_ACT_VEB_TCAM_NUM_VTAGS_BITPOS 72
-#define CFA_P40_ACT_VEB_TCAM_NUM_VTAGS_NUM_BITS 2
-/**
- * Dest. MAC Address.
- */
-#define CFA_P40_ACT_VEB_TCAM_MAC_BITPOS 24
-#define CFA_P40_ACT_VEB_TCAM_MAC_NUM_BITS 48
-/**
- * Outer VLAN Tag ID.
- */
-#define CFA_P40_ACT_VEB_TCAM_OVID_BITPOS 12
-#define CFA_P40_ACT_VEB_TCAM_OVID_NUM_BITS 12
-/**
- * Inner VLAN Tag ID.
- */
-#define CFA_P40_ACT_VEB_TCAM_IVID_BITPOS 0
-#define CFA_P40_ACT_VEB_TCAM_IVID_NUM_BITS 12
-
-enum cfa_p40_act_veb_tcam_flds {
- CFA_P40_ACT_VEB_TCAM_VALID_FLD = 0,
- CFA_P40_ACT_VEB_TCAM_RESERVED_FLD = 1,
- CFA_P40_ACT_VEB_TCAM_PARIF_IN_FLD = 2,
- CFA_P40_ACT_VEB_TCAM_NUM_VTAGS_FLD = 3,
- CFA_P40_ACT_VEB_TCAM_MAC_FLD = 4,
- CFA_P40_ACT_VEB_TCAM_OVID_FLD = 5,
- CFA_P40_ACT_VEB_TCAM_IVID_FLD = 6,
- CFA_P40_ACT_VEB_TCAM_MAX_FLD
-};
-
-#define CFA_P40_ACT_VEB_TCAM_TOTAL_NUM_BITS 80
-
-/**
- * Entry is valid.
- */
-#define CFA_P40_LKUP_TCAM_RECORD_MEM_VALID_BITPOS 18
-#define CFA_P40_LKUP_TCAM_RECORD_MEM_VALID_NUM_BITS 1
-/**
- * Action Record Pointer
- */
-#define CFA_P40_LKUP_TCAM_RECORD_MEM_ACT_REC_PTR_BITPOS 2
-#define CFA_P40_LKUP_TCAM_RECORD_MEM_ACT_REC_PTR_NUM_BITS 16
-/**
- * for resolving TCAM/EM conflicts
- */
-#define CFA_P40_LKUP_TCAM_RECORD_MEM_STRENGTH_BITPOS 0
-#define CFA_P40_LKUP_TCAM_RECORD_MEM_STRENGTH_NUM_BITS 2
-
-enum cfa_p40_lkup_tcam_record_mem_flds {
- CFA_P40_LKUP_TCAM_RECORD_MEM_VALID_FLD = 0,
- CFA_P40_LKUP_TCAM_RECORD_MEM_ACT_REC_PTR_FLD = 1,
- CFA_P40_LKUP_TCAM_RECORD_MEM_STRENGTH_FLD = 2,
- CFA_P40_LKUP_TCAM_RECORD_MEM_MAX_FLD
-};
-
-#define CFA_P40_LKUP_TCAM_RECORD_MEM_TOTAL_NUM_BITS 19
-
-/**
- * (for idx 1 ...)
- */
-#define CFA_P40_PROF_CTXT_REMAP_MEM_TPID_ANTI_SPOOF_CTL_BITPOS 62
-#define CFA_P40_PROF_CTXT_REMAP_MEM_TPID_ANTI_SPOOF_CTL_NUM_BITS 2
-enum cfa_p40_prof_ctxt_remap_mem_tpid_anti_spoof_ctl {
- CFA_P40_PROF_CTXT_REMAP_MEM_TPID_IGNORE = 0x0UL,
-
- CFA_P40_PROF_CTXT_REMAP_MEM_TPID_DROP = 0x1UL,
-
- CFA_P40_PROF_CTXT_REMAP_MEM_TPID_DEFAULT = 0x2UL,
-
- CFA_P40_PROF_CTXT_REMAP_MEM_TPID_SPIF = 0x3UL,
- CFA_P40_PROF_CTXT_REMAP_MEM_TPID_MAX = 0x3UL
-};
-/**
- * (for idx 1 ...)
- */
-#define CFA_P40_PROF_CTXT_REMAP_MEM_PRI_ANTI_SPOOF_CTL_BITPOS 60
-#define CFA_P40_PROF_CTXT_REMAP_MEM_PRI_ANTI_SPOOF_CTL_NUM_BITS 2
-enum cfa_p40_prof_ctxt_remap_mem_pri_anti_spoof_ctl {
- CFA_P40_PROF_CTXT_REMAP_MEM_PRI_IGNORE = 0x0UL,
-
- CFA_P40_PROF_CTXT_REMAP_MEM_PRI_DROP = 0x1UL,
-
- CFA_P40_PROF_CTXT_REMAP_MEM_PRI_DEFAULT = 0x2UL,
-
- CFA_P40_PROF_CTXT_REMAP_MEM_PRI_SPIF = 0x3UL,
- CFA_P40_PROF_CTXT_REMAP_MEM_PRI_MAX = 0x3UL
-};
-/**
- * Bypass Source Properties Lookup. (for idx 1 ...)
- */
-#define CFA_P40_PROF_CTXT_REMAP_MEM_BYP_SP_LKUP_BITPOS 59
-#define CFA_P40_PROF_CTXT_REMAP_MEM_BYP_SP_LKUP_NUM_BITS 1
-/**
- * SP Record Pointer. (for idx 1 ...)
- */
-#define CFA_P40_PROF_CTXT_REMAP_MEM_SP_REC_PTR_BITPOS 43
-#define CFA_P40_PROF_CTXT_REMAP_MEM_SP_REC_PTR_NUM_BITS 16
-/**
- * BD Action pointer passing enable. (for idx 1 ...)
- */
-#define CFA_P40_PROF_CTXT_REMAP_MEM_BD_ACT_EN_BITPOS 42
-#define CFA_P40_PROF_CTXT_REMAP_MEM_BD_ACT_EN_NUM_BITS 1
-/**
- * Default VLAN TPID. (for idx 1 ...)
- */
-#define CFA_P40_PROF_CTXT_REMAP_MEM_DEFAULT_TPID_BITPOS 39
-#define CFA_P40_PROF_CTXT_REMAP_MEM_DEFAULT_TPID_NUM_BITS 3
-/**
- * Allowed VLAN TPIDs. (for idx 1 ...)
- */
-#define CFA_P40_PROF_CTXT_REMAP_MEM_ALLOWED_TPID_BITPOS 33
-#define CFA_P40_PROF_CTXT_REMAP_MEM_ALLOWED_TPID_NUM_BITS 6
-/**
- * Default VLAN PRI.
- */
-#define CFA_P40_PROF_CTXT_REMAP_MEM_DEFAULT_PRI_BITPOS 30
-#define CFA_P40_PROF_CTXT_REMAP_MEM_DEFAULT_PRI_NUM_BITS 3
-/**
- * Allowed VLAN PRIs.
- */
-#define CFA_P40_PROF_CTXT_REMAP_MEM_ALLOWED_PRI_BITPOS 22
-#define CFA_P40_PROF_CTXT_REMAP_MEM_ALLOWED_PRI_NUM_BITS 8
-/**
- * Partition.
- */
-#define CFA_P40_PROF_CTXT_REMAP_MEM_PARIF_BITPOS 18
-#define CFA_P40_PROF_CTXT_REMAP_MEM_PARIF_NUM_BITS 4
-/**
- * Bypass Lookup.
- */
-#define CFA_P40_PROF_CTXT_REMAP_MEM_BYP_LKUP_EN_BITPOS 17
-#define CFA_P40_PROF_CTXT_REMAP_MEM_BYP_LKUP_EN_NUM_BITS 1
-
-/**
- * L2 Context Remap Data. Action bypass mode (1) {7'd0,prof_vnic[9:0]} Note:
- * should also set byp_lkup_en. Action bypass mode (0) byp_lkup_en(0) -
- * {prof_func[6:0],l2_context[9:0]} byp_lkup_en(1) - {1'b0,act_rec_ptr[15:0]}
- */
-
-#define CFA_P40_PROF_CTXT_REMAP_MEM_PROF_VNIC_BITPOS 0
-#define CFA_P40_PROF_CTXT_REMAP_MEM_PROF_VNIC_NUM_BITS 12
-
-#define CFA_P40_PROF_CTXT_REMAP_MEM_PROF_FUNC_BITPOS 10
-#define CFA_P40_PROF_CTXT_REMAP_MEM_PROF_FUNC_NUM_BITS 7
-
-#define CFA_P40_PROF_CTXT_REMAP_MEM_L2_CTXT_BITPOS 0
-#define CFA_P40_PROF_CTXT_REMAP_MEM_L2_CTXT_NUM_BITS 10
-
-#define CFA_P40_PROF_CTXT_REMAP_MEM_ARP_BITPOS 0
-#define CFA_P40_PROF_CTXT_REMAP_MEM_ARP_NUM_BITS 16
-
-enum cfa_p40_prof_ctxt_remap_mem_flds {
- CFA_P40_PROF_CTXT_REMAP_MEM_TPID_ANTI_SPOOF_CTL_FLD = 0,
- CFA_P40_PROF_CTXT_REMAP_MEM_PRI_ANTI_SPOOF_CTL_FLD = 1,
- CFA_P40_PROF_CTXT_REMAP_MEM_BYP_SP_LKUP_FLD = 2,
- CFA_P40_PROF_CTXT_REMAP_MEM_SP_REC_PTR_FLD = 3,
- CFA_P40_PROF_CTXT_REMAP_MEM_BD_ACT_EN_FLD = 4,
- CFA_P40_PROF_CTXT_REMAP_MEM_DEFAULT_TPID_FLD = 5,
- CFA_P40_PROF_CTXT_REMAP_MEM_ALLOWED_TPID_FLD = 6,
- CFA_P40_PROF_CTXT_REMAP_MEM_DEFAULT_PRI_FLD = 7,
- CFA_P40_PROF_CTXT_REMAP_MEM_ALLOWED_PRI_FLD = 8,
- CFA_P40_PROF_CTXT_REMAP_MEM_PARIF_FLD = 9,
- CFA_P40_PROF_CTXT_REMAP_MEM_BYP_LKUP_EN_FLD = 10,
- CFA_P40_PROF_CTXT_REMAP_MEM_PROF_VNIC_FLD = 11,
- CFA_P40_PROF_CTXT_REMAP_MEM_PROF_FUNC_FLD = 12,
- CFA_P40_PROF_CTXT_REMAP_MEM_L2_CTXT_FLD = 13,
- CFA_P40_PROF_CTXT_REMAP_MEM_ARP_FLD = 14,
- CFA_P40_PROF_CTXT_REMAP_MEM_MAX_FLD
-};
-
-#define CFA_P40_PROF_CTXT_REMAP_MEM_TOTAL_NUM_BITS 64
-
-/**
- * Bypass action pointer look up (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_PL_BYP_LKUP_EN_BITPOS 37
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_PL_BYP_LKUP_EN_NUM_BITS 1
-/**
- * Exact match search enable (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_SEARCH_ENB_BITPOS 36
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_SEARCH_ENB_NUM_BITS 1
-/**
- * Exact match profile
- */
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_PROFILE_ID_BITPOS 28
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_PROFILE_ID_NUM_BITS 8
-/**
- * Exact match key format
- */
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_KEY_ID_BITPOS 23
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_KEY_ID_NUM_BITS 5
-/**
- * Exact match key mask
- */
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_KEY_MASK_BITPOS 13
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_KEY_MASK_NUM_BITS 10
-/**
- * TCAM search enable
- */
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TCAM_SEARCH_ENB_BITPOS 12
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TCAM_SEARCH_ENB_NUM_BITS 1
-/**
- * TCAM profile
- */
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TCAM_PROFILE_ID_BITPOS 4
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TCAM_PROFILE_ID_NUM_BITS 8
-/**
- * TCAM key format
- */
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TCAM_KEY_ID_BITPOS 0
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TCAM_KEY_ID_NUM_BITS 4
-
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_BYPASS_OPT_BITPOS 16
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_BYPASS_OPT_NUM_BITS 2
-
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_ACT_REC_PTR_BITPOS 0
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_ACT_REC_PTR_NUM_BITS 16
-
-enum cfa_p40_prof_profile_tcam_remap_mem_flds {
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_PL_BYP_LKUP_EN_FLD = 0,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_SEARCH_ENB_FLD = 1,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_PROFILE_ID_FLD = 2,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_KEY_ID_FLD = 3,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_KEY_MASK_FLD = 4,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TCAM_SEARCH_ENB_FLD = 5,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TCAM_PROFILE_ID_FLD = 6,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TCAM_KEY_ID_FLD = 7,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_BYPASS_OPT_FLD = 8,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_ACT_REC_PTR_FLD = 9,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_MAX_FLD
-};
-
-#define CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TOTAL_NUM_BITS 38
-
-/**
- * Valid TCAM entry (for idx 2 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_VALID_BITPOS 80
-#define CFA_P40_PROF_PROFILE_TCAM_VALID_NUM_BITS 1
-/**
- * Packet type (for idx 2 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_PKT_TYPE_BITPOS 76
-#define CFA_P40_PROF_PROFILE_TCAM_PKT_TYPE_NUM_BITS 4
-/**
- * Pass through CFA (for idx 2 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_RECYCLE_CNT_BITPOS 74
-#define CFA_P40_PROF_PROFILE_TCAM_RECYCLE_CNT_NUM_BITS 2
-/**
- * Aggregate error (for idx 2 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_AGG_ERROR_BITPOS 73
-#define CFA_P40_PROF_PROFILE_TCAM_AGG_ERROR_NUM_BITS 1
-/**
- * Profile function (for idx 2 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_PROF_FUNC_BITPOS 66
-#define CFA_P40_PROF_PROFILE_TCAM_PROF_FUNC_NUM_BITS 7
-/**
- * Reserved for future use. Set to 0.
- */
-#define CFA_P40_PROF_PROFILE_TCAM_RESERVED_BITPOS 57
-#define CFA_P40_PROF_PROFILE_TCAM_RESERVED_NUM_BITS 9
-/**
- * non-tunnel(0)/tunneled(1) packet (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_HREC_NEXT_BITPOS 56
-#define CFA_P40_PROF_PROFILE_TCAM_HREC_NEXT_NUM_BITS 1
-/**
- * Tunnel L2 tunnel valid (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TL2_HDR_VALID_BITPOS 55
-#define CFA_P40_PROF_PROFILE_TCAM_TL2_HDR_VALID_NUM_BITS 1
-/**
- * Tunnel L2 header type (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TL2_HDR_TYPE_BITPOS 53
-#define CFA_P40_PROF_PROFILE_TCAM_TL2_HDR_TYPE_NUM_BITS 2
-/**
- * Remapped tunnel L2 dest_type UC(0)/MC(2)/BC(3) (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TL2_UC_MC_BC_BITPOS 51
-#define CFA_P40_PROF_PROFILE_TCAM_TL2_UC_MC_BC_NUM_BITS 2
-/**
- * Tunnel L2 1+ VLAN tags present (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TL2_VTAG_PRESENT_BITPOS 50
-#define CFA_P40_PROF_PROFILE_TCAM_TL2_VTAG_PRESENT_NUM_BITS 1
-/**
- * Tunnel L2 2 VLAN tags present (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TL2_TWO_VTAGS_BITPOS 49
-#define CFA_P40_PROF_PROFILE_TCAM_TL2_TWO_VTAGS_NUM_BITS 1
-/**
- * Tunnel L3 valid (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TL3_VALID_BITPOS 48
-#define CFA_P40_PROF_PROFILE_TCAM_TL3_VALID_NUM_BITS 1
-/**
- * Tunnel L3 error (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TL3_ERROR_BITPOS 47
-#define CFA_P40_PROF_PROFILE_TCAM_TL3_ERROR_NUM_BITS 1
-/**
- * Tunnel L3 header type (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TL3_HDR_TYPE_BITPOS 43
-#define CFA_P40_PROF_PROFILE_TCAM_TL3_HDR_TYPE_NUM_BITS 4
-/**
- * Tunnel L3 header is IPV4 or IPV6. (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TL3_HDR_ISIP_BITPOS 42
-#define CFA_P40_PROF_PROFILE_TCAM_TL3_HDR_ISIP_NUM_BITS 1
-/**
- * Tunnel L3 IPV6 src address is compressed (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TL3_IPV6_CMP_SRC_BITPOS 41
-#define CFA_P40_PROF_PROFILE_TCAM_TL3_IPV6_CMP_SRC_NUM_BITS 1
-/**
- * Tunnel L3 IPV6 dest address is compressed (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TL3_IPV6_CMP_DEST_BITPOS 40
-#define CFA_P40_PROF_PROFILE_TCAM_TL3_IPV6_CMP_DEST_NUM_BITS 1
-/**
- * Tunnel L4 valid (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_VALID_BITPOS 39
-#define CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_VALID_NUM_BITS 1
-/**
- * Tunnel L4 error (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_ERROR_BITPOS 38
-#define CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_ERROR_NUM_BITS 1
-/**
- * Tunnel L4 header type (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_TYPE_BITPOS 34
-#define CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_TYPE_NUM_BITS 4
-/**
- * Tunnel L4 header is UDP or TCP (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_IS_UDP_TCP_BITPOS 33
-#define CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_IS_UDP_TCP_NUM_BITS 1
-/**
- * Tunnel valid (for idx 1 ...)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_VALID_BITPOS 32
-#define CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_VALID_NUM_BITS 1
-/**
- * Tunnel error
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_ERR_BITPOS 31
-#define CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_ERR_NUM_BITS 1
-/**
- * Tunnel header type
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_TYPE_BITPOS 27
-#define CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_TYPE_NUM_BITS 4
-/**
- * Tunnel header flags
- */
-#define CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_FLAGS_BITPOS 24
-#define CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_FLAGS_NUM_BITS 3
-/**
- * L2 header valid
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L2_HDR_VALID_BITPOS 23
-#define CFA_P40_PROF_PROFILE_TCAM_L2_HDR_VALID_NUM_BITS 1
-/**
- * L2 header error
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L2_HDR_ERROR_BITPOS 22
-#define CFA_P40_PROF_PROFILE_TCAM_L2_HDR_ERROR_NUM_BITS 1
-/**
- * L2 header type
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L2_HDR_TYPE_BITPOS 20
-#define CFA_P40_PROF_PROFILE_TCAM_L2_HDR_TYPE_NUM_BITS 2
-/**
- * Remapped L2 dest_type UC(0)/MC(2)/BC(3)
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L2_UC_MC_BC_BITPOS 18
-#define CFA_P40_PROF_PROFILE_TCAM_L2_UC_MC_BC_NUM_BITS 2
-/**
- * L2 header 1+ VLAN tags present
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L2_VTAG_PRESENT_BITPOS 17
-#define CFA_P40_PROF_PROFILE_TCAM_L2_VTAG_PRESENT_NUM_BITS 1
-/**
- * L2 header 2 VLAN tags present
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L2_TWO_VTAGS_BITPOS 16
-#define CFA_P40_PROF_PROFILE_TCAM_L2_TWO_VTAGS_NUM_BITS 1
-/**
- * L3 header valid
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L3_VALID_BITPOS 15
-#define CFA_P40_PROF_PROFILE_TCAM_L3_VALID_NUM_BITS 1
-/**
- * L3 header error
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L3_ERROR_BITPOS 14
-#define CFA_P40_PROF_PROFILE_TCAM_L3_ERROR_NUM_BITS 1
-/**
- * L3 header type
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L3_HDR_TYPE_BITPOS 10
-#define CFA_P40_PROF_PROFILE_TCAM_L3_HDR_TYPE_NUM_BITS 4
-/**
- * L3 header is IPV4 or IPV6.
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L3_HDR_ISIP_BITPOS 9
-#define CFA_P40_PROF_PROFILE_TCAM_L3_HDR_ISIP_NUM_BITS 1
-/**
- * L3 header IPV6 src address is compressed
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L3_IPV6_CMP_SRC_BITPOS 8
-#define CFA_P40_PROF_PROFILE_TCAM_L3_IPV6_CMP_SRC_NUM_BITS 1
-/**
- * L3 header IPV6 dest address is compressed
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L3_IPV6_CMP_DEST_BITPOS 7
-#define CFA_P40_PROF_PROFILE_TCAM_L3_IPV6_CMP_DEST_NUM_BITS 1
-/**
- * L4 header valid
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L4_HDR_VALID_BITPOS 6
-#define CFA_P40_PROF_PROFILE_TCAM_L4_HDR_VALID_NUM_BITS 1
-/**
- * L4 header error
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L4_HDR_ERROR_BITPOS 5
-#define CFA_P40_PROF_PROFILE_TCAM_L4_HDR_ERROR_NUM_BITS 1
-/**
- * L4 header type
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L4_HDR_TYPE_BITPOS 1
-#define CFA_P40_PROF_PROFILE_TCAM_L4_HDR_TYPE_NUM_BITS 4
-/**
- * L4 header is UDP or TCP
- */
-#define CFA_P40_PROF_PROFILE_TCAM_L4_HDR_IS_UDP_TCP_BITPOS 0
-#define CFA_P40_PROF_PROFILE_TCAM_L4_HDR_IS_UDP_TCP_NUM_BITS 1
-
-enum cfa_p40_prof_profile_tcam_flds {
- CFA_P40_PROF_PROFILE_TCAM_VALID_FLD = 0,
- CFA_P40_PROF_PROFILE_TCAM_PKT_TYPE_FLD = 1,
- CFA_P40_PROF_PROFILE_TCAM_RECYCLE_CNT_FLD = 2,
- CFA_P40_PROF_PROFILE_TCAM_AGG_ERROR_FLD = 3,
- CFA_P40_PROF_PROFILE_TCAM_PROF_FUNC_FLD = 4,
- CFA_P40_PROF_PROFILE_TCAM_RESERVED_FLD = 5,
- CFA_P40_PROF_PROFILE_TCAM_HREC_NEXT_FLD = 6,
- CFA_P40_PROF_PROFILE_TCAM_TL2_HDR_VALID_FLD = 7,
- CFA_P40_PROF_PROFILE_TCAM_TL2_HDR_TYPE_FLD = 8,
- CFA_P40_PROF_PROFILE_TCAM_TL2_UC_MC_BC_FLD = 9,
- CFA_P40_PROF_PROFILE_TCAM_TL2_VTAG_PRESENT_FLD = 10,
- CFA_P40_PROF_PROFILE_TCAM_TL2_TWO_VTAGS_FLD = 11,
- CFA_P40_PROF_PROFILE_TCAM_TL3_VALID_FLD = 12,
- CFA_P40_PROF_PROFILE_TCAM_TL3_ERROR_FLD = 13,
- CFA_P40_PROF_PROFILE_TCAM_TL3_HDR_TYPE_FLD = 14,
- CFA_P40_PROF_PROFILE_TCAM_TL3_HDR_ISIP_FLD = 15,
- CFA_P40_PROF_PROFILE_TCAM_TL3_IPV6_CMP_SRC_FLD = 16,
- CFA_P40_PROF_PROFILE_TCAM_TL3_IPV6_CMP_DEST_FLD = 17,
- CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_VALID_FLD = 18,
- CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_ERROR_FLD = 19,
- CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_TYPE_FLD = 20,
- CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_IS_UDP_TCP_FLD = 21,
- CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_VALID_FLD = 22,
- CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_ERR_FLD = 23,
- CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_TYPE_FLD = 24,
- CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_FLAGS_FLD = 25,
- CFA_P40_PROF_PROFILE_TCAM_L2_HDR_VALID_FLD = 26,
- CFA_P40_PROF_PROFILE_TCAM_L2_HDR_ERROR_FLD = 27,
- CFA_P40_PROF_PROFILE_TCAM_L2_HDR_TYPE_FLD = 28,
- CFA_P40_PROF_PROFILE_TCAM_L2_UC_MC_BC_FLD = 29,
- CFA_P40_PROF_PROFILE_TCAM_L2_VTAG_PRESENT_FLD = 30,
- CFA_P40_PROF_PROFILE_TCAM_L2_TWO_VTAGS_FLD = 31,
- CFA_P40_PROF_PROFILE_TCAM_L3_VALID_FLD = 32,
- CFA_P40_PROF_PROFILE_TCAM_L3_ERROR_FLD = 33,
- CFA_P40_PROF_PROFILE_TCAM_L3_HDR_TYPE_FLD = 34,
- CFA_P40_PROF_PROFILE_TCAM_L3_HDR_ISIP_FLD = 35,
- CFA_P40_PROF_PROFILE_TCAM_L3_IPV6_CMP_SRC_FLD = 36,
- CFA_P40_PROF_PROFILE_TCAM_L3_IPV6_CMP_DEST_FLD = 37,
- CFA_P40_PROF_PROFILE_TCAM_L4_HDR_VALID_FLD = 38,
- CFA_P40_PROF_PROFILE_TCAM_L4_HDR_ERROR_FLD = 39,
- CFA_P40_PROF_PROFILE_TCAM_L4_HDR_TYPE_FLD = 40,
- CFA_P40_PROF_PROFILE_TCAM_L4_HDR_IS_UDP_TCP_FLD = 41,
- CFA_P40_PROF_PROFILE_TCAM_MAX_FLD
-};
-
-#define CFA_P40_PROF_PROFILE_TCAM_TOTAL_NUM_BITS 81
-
-/**
- * CFA flexible key layout definition
- */
-enum cfa_p40_key_fld_id {
- CFA_P40_KEY_FLD_ID_MAX
-};
-
-/**************************************************************************/
-/**
- * Non-autogenerated fields
- */
-
-/**
- * Valid
- */
-#define CFA_P40_EEM_KEY_TBL_VALID_BITPOS 0
-#define CFA_P40_EEM_KEY_TBL_VALID_NUM_BITS 1
-
-/**
- * L1 Cacheable
- */
-#define CFA_P40_EEM_KEY_TBL_L1_CACHEABLE_BITPOS 1
-#define CFA_P40_EEM_KEY_TBL_L1_CACHEABLE_NUM_BITS 1
-
-/**
- * Strength
- */
-#define CFA_P40_EEM_KEY_TBL_STRENGTH_BITPOS 2
-#define CFA_P40_EEM_KEY_TBL_STRENGTH_NUM_BITS 2
-
-/**
- * Key Size
- */
-#define CFA_P40_EEM_KEY_TBL_KEY_SZ_BITPOS 15
-#define CFA_P40_EEM_KEY_TBL_KEY_SZ_NUM_BITS 9
-
-/**
- * Record Size
- */
-#define CFA_P40_EEM_KEY_TBL_REC_SZ_BITPOS 24
-#define CFA_P40_EEM_KEY_TBL_REC_SZ_NUM_BITS 5
-
-/**
- * Action Record Internal
- */
-#define CFA_P40_EEM_KEY_TBL_ACT_REC_INT_BITPOS 29
-#define CFA_P40_EEM_KEY_TBL_ACT_REC_INT_NUM_BITS 1
-
-/**
- * External Flow Counter
- */
-#define CFA_P40_EEM_KEY_TBL_EXT_FLOW_CTR_BITPOS 30
-#define CFA_P40_EEM_KEY_TBL_EXT_FLOW_CTR_NUM_BITS 1
-
-/**
- * Action Record Pointer
- */
-#define CFA_P40_EEM_KEY_TBL_AR_PTR_BITPOS 31
-#define CFA_P40_EEM_KEY_TBL_AR_PTR_NUM_BITS 33
-
-/**
- * EEM Key omitted - create using keybuilder
- * Fields here cannot be larger than a uint64_t
- */
-
-#define CFA_P40_EEM_KEY_TBL_TOTAL_NUM_BITS 64
-
-enum cfa_p40_eem_key_tbl_flds {
- CFA_P40_EEM_KEY_TBL_VALID_FLD = 0,
- CFA_P40_EEM_KEY_TBL_L1_CACHEABLE_FLD = 1,
- CFA_P40_EEM_KEY_TBL_STRENGTH_FLD = 2,
- CFA_P40_EEM_KEY_TBL_KEY_SZ_FLD = 3,
- CFA_P40_EEM_KEY_TBL_REC_SZ_FLD = 4,
- CFA_P40_EEM_KEY_TBL_ACT_REC_INT_FLD = 5,
- CFA_P40_EEM_KEY_TBL_EXT_FLOW_CTR_FLD = 6,
- CFA_P40_EEM_KEY_TBL_AR_PTR_FLD = 7,
- CFA_P40_EEM_KEY_TBL_MAX_FLD
-};
-
-/**
- * Mirror Destination 0 Source Property Record Pointer
- */
-#define CFA_P40_MIRROR_TBL_SP_PTR_BITPOS 0
-#define CFA_P40_MIRROR_TBL_SP_PTR_NUM_BITS 11
-
-/**
- * ignore or honor drop
- */
-#define CFA_P40_MIRROR_TBL_IGN_DROP_BITPOS 13
-#define CFA_P40_MIRROR_TBL_IGN_DROP_NUM_BITS 1
-
-/**
- * ingress or egress copy
- */
-#define CFA_P40_MIRROR_TBL_COPY_BITPOS 14
-#define CFA_P40_MIRROR_TBL_COPY_NUM_BITS 1
-
-/**
- * Mirror Destination enable.
- */
-#define CFA_P40_MIRROR_TBL_EN_BITPOS 15
-#define CFA_P40_MIRROR_TBL_EN_NUM_BITS 1
-
-/**
- * Action Record Pointer
- */
-#define CFA_P40_MIRROR_TBL_AR_PTR_BITPOS 16
-#define CFA_P40_MIRROR_TBL_AR_PTR_NUM_BITS 16
-
-#define CFA_P40_MIRROR_TBL_TOTAL_NUM_BITS 32
-
-enum cfa_p40_mirror_tbl_flds {
- CFA_P40_MIRROR_TBL_SP_PTR_FLD = 0,
- CFA_P40_MIRROR_TBL_IGN_DROP_FLD = 1,
- CFA_P40_MIRROR_TBL_COPY_FLD = 2,
- CFA_P40_MIRROR_TBL_EN_FLD = 3,
- CFA_P40_MIRROR_TBL_AR_PTR_FLD = 4,
- CFA_P40_MIRROR_TBL_MAX_FLD
-};
-
-/**
- * P45 Specific Updates (SR) - Non-autogenerated
- */
-/**
- * Valid TCAM entry.
- */
-#define CFA_P45_PROF_L2_CTXT_TCAM_VALID_BITPOS 166
-#define CFA_P45_PROF_L2_CTXT_TCAM_VALID_NUM_BITS 1
-/**
- * Source Partition.
- */
-#define CFA_P45_PROF_L2_CTXT_TCAM_SPARIF_BITPOS 166
-#define CFA_P45_PROF_L2_CTXT_TCAM_SPARIF_NUM_BITS 4
-
-/**
- * Source Virtual I/F.
- */
-#define CFA_P45_PROF_L2_CTXT_TCAM_SVIF_BITPOS 72
-#define CFA_P45_PROF_L2_CTXT_TCAM_SVIF_NUM_BITS 12
-
-
-/* The SR layout of the l2 ctxt key is different from the Wh+. Switch to
- * cfa_p45_hw.h definition when available.
- */
-enum cfa_p45_prof_l2_ctxt_tcam_flds {
- CFA_P45_PROF_L2_CTXT_TCAM_VALID_FLD = 0,
- CFA_P45_PROF_L2_CTXT_TCAM_SPARIF_FLD = 1,
- CFA_P45_PROF_L2_CTXT_TCAM_KEY_TYPE_FLD = 2,
- CFA_P45_PROF_L2_CTXT_TCAM_TUN_HDR_TYPE_FLD = 3,
- CFA_P45_PROF_L2_CTXT_TCAM_T_L2_NUMTAGS_FLD = 4,
- CFA_P45_PROF_L2_CTXT_TCAM_L2_NUMTAGS_FLD = 5,
- CFA_P45_PROF_L2_CTXT_TCAM_MAC1_FLD = 6,
- CFA_P45_PROF_L2_CTXT_TCAM_T_OVID_FLD = 7,
- CFA_P45_PROF_L2_CTXT_TCAM_T_IVID_FLD = 8,
- CFA_P45_PROF_L2_CTXT_TCAM_SVIF_FLD = 9,
- CFA_P45_PROF_L2_CTXT_TCAM_MAC0_FLD = 10,
- CFA_P45_PROF_L2_CTXT_TCAM_OVID_FLD = 11,
- CFA_P45_PROF_L2_CTXT_TCAM_IVID_FLD = 12,
- CFA_P45_PROF_L2_CTXT_TCAM_MAX_FLD
-};
-
-#define CFA_P45_PROF_L2_CTXT_TCAM_TOTAL_NUM_BITS 171
-
-#endif /* _CFA_P40_HW_H_ */
diff --git a/drivers/net/bnxt/hcapi/cfa_p40_tbl.h b/drivers/net/bnxt/hcapi/cfa_p40_tbl.h
deleted file mode 100644
index 539241ad0e..0000000000
--- a/drivers/net/bnxt/hcapi/cfa_p40_tbl.h
+++ /dev/null
@@ -1,303 +0,0 @@
-/* SPDX-License-Identifier: BSD-3-Clause
- * Copyright(c) 2019-2021 Broadcom
- * All rights reserved.
- */
-/*
- * Name: cfa_p40_tbl.h
- *
- * Description: header for SWE based on Truflow
- *
- * Date: 12/16/19 17:18:12
- *
- * Note: This file was originally generated by tflib_decode.py.
- * Remainder is hand coded due to lack of availability of xml for
- * additional tables at this time (EEM Record and union fields)
- *
- **/
-#ifndef _CFA_P40_TBL_H_
-#define _CFA_P40_TBL_H_
-
-#include "cfa_p40_hw.h"
-
-#include "hcapi_cfa_defs.h"
-
-const struct hcapi_cfa_field cfa_p40_prof_l2_ctxt_tcam_layout[] = {
- {CFA_P40_PROF_L2_CTXT_TCAM_VALID_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_VALID_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_KEY_TYPE_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_KEY_TYPE_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_TUN_HDR_TYPE_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_TUN_HDR_TYPE_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_T_L2_NUMTAGS_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_T_L2_NUMTAGS_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_L2_NUMTAGS_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_L2_NUMTAGS_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_MAC1_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_MAC1_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_T_OVID_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_T_OVID_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_T_IVID_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_T_IVID_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_SPARIF_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_SPARIF_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_SVIF_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_SVIF_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_MAC0_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_MAC0_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_OVID_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_OVID_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_IVID_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_IVID_NUM_BITS},
-};
-
-const struct hcapi_cfa_field cfa_p40_act_veb_tcam_layout[] = {
- {CFA_P40_ACT_VEB_TCAM_VALID_BITPOS,
- CFA_P40_ACT_VEB_TCAM_VALID_NUM_BITS},
- {CFA_P40_ACT_VEB_TCAM_RESERVED_BITPOS,
- CFA_P40_ACT_VEB_TCAM_RESERVED_NUM_BITS},
- {CFA_P40_ACT_VEB_TCAM_PARIF_IN_BITPOS,
- CFA_P40_ACT_VEB_TCAM_PARIF_IN_NUM_BITS},
- {CFA_P40_ACT_VEB_TCAM_NUM_VTAGS_BITPOS,
- CFA_P40_ACT_VEB_TCAM_NUM_VTAGS_NUM_BITS},
- {CFA_P40_ACT_VEB_TCAM_MAC_BITPOS,
- CFA_P40_ACT_VEB_TCAM_MAC_NUM_BITS},
- {CFA_P40_ACT_VEB_TCAM_OVID_BITPOS,
- CFA_P40_ACT_VEB_TCAM_OVID_NUM_BITS},
- {CFA_P40_ACT_VEB_TCAM_IVID_BITPOS,
- CFA_P40_ACT_VEB_TCAM_IVID_NUM_BITS},
-};
-
-const struct hcapi_cfa_field cfa_p40_lkup_tcam_record_mem_layout[] = {
- {CFA_P40_LKUP_TCAM_RECORD_MEM_VALID_BITPOS,
- CFA_P40_LKUP_TCAM_RECORD_MEM_VALID_NUM_BITS},
- {CFA_P40_LKUP_TCAM_RECORD_MEM_ACT_REC_PTR_BITPOS,
- CFA_P40_LKUP_TCAM_RECORD_MEM_ACT_REC_PTR_NUM_BITS},
- {CFA_P40_LKUP_TCAM_RECORD_MEM_STRENGTH_BITPOS,
- CFA_P40_LKUP_TCAM_RECORD_MEM_STRENGTH_NUM_BITS},
-};
-
-const struct hcapi_cfa_field cfa_p40_prof_ctxt_remap_mem_layout[] = {
- {CFA_P40_PROF_CTXT_REMAP_MEM_TPID_ANTI_SPOOF_CTL_BITPOS,
- CFA_P40_PROF_CTXT_REMAP_MEM_TPID_ANTI_SPOOF_CTL_NUM_BITS},
- {CFA_P40_PROF_CTXT_REMAP_MEM_PRI_ANTI_SPOOF_CTL_BITPOS,
- CFA_P40_PROF_CTXT_REMAP_MEM_PRI_ANTI_SPOOF_CTL_NUM_BITS},
- {CFA_P40_PROF_CTXT_REMAP_MEM_BYP_SP_LKUP_BITPOS,
- CFA_P40_PROF_CTXT_REMAP_MEM_BYP_SP_LKUP_NUM_BITS},
- {CFA_P40_PROF_CTXT_REMAP_MEM_SP_REC_PTR_BITPOS,
- CFA_P40_PROF_CTXT_REMAP_MEM_SP_REC_PTR_NUM_BITS},
- {CFA_P40_PROF_CTXT_REMAP_MEM_BD_ACT_EN_BITPOS,
- CFA_P40_PROF_CTXT_REMAP_MEM_BD_ACT_EN_NUM_BITS},
- {CFA_P40_PROF_CTXT_REMAP_MEM_DEFAULT_TPID_BITPOS,
- CFA_P40_PROF_CTXT_REMAP_MEM_DEFAULT_TPID_NUM_BITS},
- {CFA_P40_PROF_CTXT_REMAP_MEM_ALLOWED_TPID_BITPOS,
- CFA_P40_PROF_CTXT_REMAP_MEM_ALLOWED_TPID_NUM_BITS},
- {CFA_P40_PROF_CTXT_REMAP_MEM_DEFAULT_PRI_BITPOS,
- CFA_P40_PROF_CTXT_REMAP_MEM_DEFAULT_PRI_NUM_BITS},
- {CFA_P40_PROF_CTXT_REMAP_MEM_ALLOWED_PRI_BITPOS,
- CFA_P40_PROF_CTXT_REMAP_MEM_ALLOWED_PRI_NUM_BITS},
- {CFA_P40_PROF_CTXT_REMAP_MEM_PARIF_BITPOS,
- CFA_P40_PROF_CTXT_REMAP_MEM_PARIF_NUM_BITS},
- {CFA_P40_PROF_CTXT_REMAP_MEM_BYP_LKUP_EN_BITPOS,
- CFA_P40_PROF_CTXT_REMAP_MEM_BYP_LKUP_EN_NUM_BITS},
- /* Fields below not generated through automation */
- {CFA_P40_PROF_CTXT_REMAP_MEM_PROF_VNIC_BITPOS,
- CFA_P40_PROF_CTXT_REMAP_MEM_PROF_VNIC_NUM_BITS},
- {CFA_P40_PROF_CTXT_REMAP_MEM_PROF_FUNC_BITPOS,
- CFA_P40_PROF_CTXT_REMAP_MEM_PROF_FUNC_NUM_BITS},
- {CFA_P40_PROF_CTXT_REMAP_MEM_L2_CTXT_BITPOS,
- CFA_P40_PROF_CTXT_REMAP_MEM_L2_CTXT_NUM_BITS},
- {CFA_P40_PROF_CTXT_REMAP_MEM_ARP_BITPOS,
- CFA_P40_PROF_CTXT_REMAP_MEM_ARP_NUM_BITS},
-};
-
-const struct hcapi_cfa_field cfa_p40_prof_profile_tcam_remap_mem_layout[] = {
- {CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_PL_BYP_LKUP_EN_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_PL_BYP_LKUP_EN_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_SEARCH_ENB_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_SEARCH_ENB_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_PROFILE_ID_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_PROFILE_ID_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_KEY_ID_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_KEY_ID_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_KEY_MASK_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_EM_KEY_MASK_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TCAM_SEARCH_ENB_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TCAM_SEARCH_ENB_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TCAM_PROFILE_ID_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TCAM_PROFILE_ID_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TCAM_KEY_ID_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_TCAM_KEY_ID_NUM_BITS},
- /* Fields below not generated through automation */
- {CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_BYPASS_OPT_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_BYPASS_OPT_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_ACT_REC_PTR_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_REMAP_MEM_ACT_REC_PTR_NUM_BITS},
-};
-
-const struct hcapi_cfa_field cfa_p40_prof_profile_tcam_layout[] = {
- {CFA_P40_PROF_PROFILE_TCAM_VALID_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_VALID_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_PKT_TYPE_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_PKT_TYPE_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_RECYCLE_CNT_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_RECYCLE_CNT_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_AGG_ERROR_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_AGG_ERROR_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_PROF_FUNC_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_PROF_FUNC_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_RESERVED_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_RESERVED_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_HREC_NEXT_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_HREC_NEXT_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TL2_HDR_VALID_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TL2_HDR_VALID_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TL2_HDR_TYPE_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TL2_HDR_TYPE_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TL2_UC_MC_BC_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TL2_UC_MC_BC_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TL2_VTAG_PRESENT_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TL2_VTAG_PRESENT_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TL2_TWO_VTAGS_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TL2_TWO_VTAGS_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TL3_VALID_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TL3_VALID_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TL3_ERROR_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TL3_ERROR_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TL3_HDR_TYPE_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TL3_HDR_TYPE_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TL3_HDR_ISIP_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TL3_HDR_ISIP_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TL3_IPV6_CMP_SRC_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TL3_IPV6_CMP_SRC_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TL3_IPV6_CMP_DEST_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TL3_IPV6_CMP_DEST_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_VALID_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_VALID_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_ERROR_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_ERROR_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_TYPE_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_TYPE_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_IS_UDP_TCP_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TL4_HDR_IS_UDP_TCP_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_VALID_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_VALID_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_ERR_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_ERR_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_TYPE_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_TYPE_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_FLAGS_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_TUN_HDR_FLAGS_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L2_HDR_VALID_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L2_HDR_VALID_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L2_HDR_ERROR_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L2_HDR_ERROR_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L2_HDR_TYPE_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L2_HDR_TYPE_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L2_UC_MC_BC_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L2_UC_MC_BC_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L2_VTAG_PRESENT_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L2_VTAG_PRESENT_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L2_TWO_VTAGS_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L2_TWO_VTAGS_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L3_VALID_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L3_VALID_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L3_ERROR_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L3_ERROR_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L3_HDR_TYPE_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L3_HDR_TYPE_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L3_HDR_ISIP_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L3_HDR_ISIP_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L3_IPV6_CMP_SRC_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L3_IPV6_CMP_SRC_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L3_IPV6_CMP_DEST_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L3_IPV6_CMP_DEST_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L4_HDR_VALID_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L4_HDR_VALID_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L4_HDR_ERROR_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L4_HDR_ERROR_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L4_HDR_TYPE_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L4_HDR_TYPE_NUM_BITS},
- {CFA_P40_PROF_PROFILE_TCAM_L4_HDR_IS_UDP_TCP_BITPOS,
- CFA_P40_PROF_PROFILE_TCAM_L4_HDR_IS_UDP_TCP_NUM_BITS},
-};
-
-/**************************************************************************/
-/**
- * Non-autogenerated fields
- */
-
-const struct hcapi_cfa_field cfa_p40_eem_key_tbl_layout[] = {
- {CFA_P40_EEM_KEY_TBL_VALID_BITPOS,
- CFA_P40_EEM_KEY_TBL_VALID_NUM_BITS},
-
- {CFA_P40_EEM_KEY_TBL_L1_CACHEABLE_BITPOS,
- CFA_P40_EEM_KEY_TBL_L1_CACHEABLE_NUM_BITS},
-
- {CFA_P40_EEM_KEY_TBL_STRENGTH_BITPOS,
- CFA_P40_EEM_KEY_TBL_STRENGTH_NUM_BITS},
-
- {CFA_P40_EEM_KEY_TBL_KEY_SZ_BITPOS,
- CFA_P40_EEM_KEY_TBL_KEY_SZ_NUM_BITS},
-
- {CFA_P40_EEM_KEY_TBL_REC_SZ_BITPOS,
- CFA_P40_EEM_KEY_TBL_REC_SZ_NUM_BITS},
-
- {CFA_P40_EEM_KEY_TBL_ACT_REC_INT_BITPOS,
- CFA_P40_EEM_KEY_TBL_ACT_REC_INT_NUM_BITS},
-
- {CFA_P40_EEM_KEY_TBL_EXT_FLOW_CTR_BITPOS,
- CFA_P40_EEM_KEY_TBL_EXT_FLOW_CTR_NUM_BITS},
-
- {CFA_P40_EEM_KEY_TBL_AR_PTR_BITPOS,
- CFA_P40_EEM_KEY_TBL_AR_PTR_NUM_BITS},
-
-};
-
-const struct hcapi_cfa_field cfa_p40_mirror_tbl_layout[] = {
- {CFA_P40_MIRROR_TBL_SP_PTR_BITPOS,
- CFA_P40_MIRROR_TBL_SP_PTR_NUM_BITS},
-
- {CFA_P40_MIRROR_TBL_IGN_DROP_BITPOS,
- CFA_P40_MIRROR_TBL_IGN_DROP_NUM_BITS},
-
- {CFA_P40_MIRROR_TBL_COPY_BITPOS,
- CFA_P40_MIRROR_TBL_COPY_NUM_BITS},
-
- {CFA_P40_MIRROR_TBL_EN_BITPOS,
- CFA_P40_MIRROR_TBL_EN_NUM_BITS},
-
- {CFA_P40_MIRROR_TBL_AR_PTR_BITPOS,
- CFA_P40_MIRROR_TBL_AR_PTR_NUM_BITS},
-};
-
-/* P45 Defines */
-
-const struct hcapi_cfa_field cfa_p45_prof_l2_ctxt_tcam_layout[] = {
- {CFA_P45_PROF_L2_CTXT_TCAM_VALID_BITPOS,
- CFA_P45_PROF_L2_CTXT_TCAM_VALID_NUM_BITS},
- {CFA_P45_PROF_L2_CTXT_TCAM_SPARIF_BITPOS,
- CFA_P45_PROF_L2_CTXT_TCAM_SPARIF_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_KEY_TYPE_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_KEY_TYPE_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_TUN_HDR_TYPE_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_TUN_HDR_TYPE_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_T_L2_NUMTAGS_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_T_L2_NUMTAGS_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_L2_NUMTAGS_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_L2_NUMTAGS_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_MAC1_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_MAC1_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_T_OVID_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_T_OVID_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_T_IVID_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_T_IVID_NUM_BITS},
- {CFA_P45_PROF_L2_CTXT_TCAM_SVIF_BITPOS,
- CFA_P45_PROF_L2_CTXT_TCAM_SVIF_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_MAC0_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_MAC0_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_OVID_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_OVID_NUM_BITS},
- {CFA_P40_PROF_L2_CTXT_TCAM_IVID_BITPOS,
- CFA_P40_PROF_L2_CTXT_TCAM_IVID_NUM_BITS},
-};
-#endif /* _CFA_P40_TBL_H_ */
diff --git a/drivers/net/bnxt/meson.build b/drivers/net/bnxt/meson.build
index 117c753489..f7a4e7a013 100644
--- a/drivers/net/bnxt/meson.build
+++ b/drivers/net/bnxt/meson.build
@@ -8,10 +8,17 @@ if is_windows
subdir_done()
endif
-headers = files('rte_pmd_bnxt.h')
+cflags_options = [
+ '-DSUPPORT_CFA_HW_ALL=1',
+]
+
+foreach option:cflags_options
+ if cc.has_argument(option)
+ cflags += option
+ endif
+endforeach
-includes += include_directories('tf_ulp')
-includes += include_directories('tf_core')
+headers = files('rte_pmd_bnxt.h')
sources = files(
'bnxt_cpr.c',
@@ -30,53 +37,6 @@ sources = files(
'bnxt_vnic.c',
'bnxt_reps.c',
- 'tf_core/tf_core.c',
- 'tf_core/bitalloc.c',
- 'tf_core/tf_msg.c',
- 'tf_core/rand.c',
- 'tf_core/stack.c',
- 'tf_core/tf_em_common.c',
- 'tf_core/tf_em_internal.c',
- 'tf_core/tf_rm.c',
- 'tf_core/tf_tbl.c',
- 'tf_core/tfp.c',
- 'tf_core/tf_session.c',
- 'tf_core/tf_device.c',
- 'tf_core/tf_device_p4.c',
- 'tf_core/tf_identifier.c',
- 'tf_core/tf_shadow_tbl.c',
- 'tf_core/tf_shadow_tcam.c',
- 'tf_core/tf_tcam.c',
- 'tf_core/tf_util.c',
- 'tf_core/tf_if_tbl.c',
- 'tf_core/ll.c',
- 'tf_core/tf_global_cfg.c',
- 'tf_core/tf_em_host.c',
- 'tf_core/tf_shadow_identifier.c',
- 'tf_core/tf_hash.c',
-
- 'hcapi/hcapi_cfa_p4.c',
-
- 'tf_ulp/bnxt_ulp.c',
- 'tf_ulp/ulp_mark_mgr.c',
- 'tf_ulp/ulp_flow_db.c',
- 'tf_ulp/ulp_template_db_tbl.c',
- 'tf_ulp/ulp_template_db_class.c',
- 'tf_ulp/ulp_template_db_act.c',
- 'tf_ulp/ulp_utils.c',
- 'tf_ulp/ulp_mapper.c',
- 'tf_ulp/ulp_matcher.c',
- 'tf_ulp/ulp_rte_parser.c',
- 'tf_ulp/bnxt_ulp_flow.c',
- 'tf_ulp/ulp_port_db.c',
- 'tf_ulp/ulp_def_rules.c',
- 'tf_ulp/ulp_fc_mgr.c',
- 'tf_ulp/ulp_tun.c',
- 'tf_ulp/ulp_template_db_wh_plus_act.c',
- 'tf_ulp/ulp_template_db_wh_plus_class.c',
- 'tf_ulp/ulp_template_db_stingray_act.c',
- 'tf_ulp/ulp_template_db_stingray_class.c',
-
'rte_pmd_bnxt.c',
)
@@ -85,3 +45,8 @@ if arch_subdir == 'x86'
elif arch_subdir == 'arm' and host_machine.cpu_family().startswith('aarch64')
sources += files('bnxt_rxtx_vec_neon.c')
endif
+
+#Add the subdirectories that need to be compiled
+subdir('tf_ulp')
+subdir('tf_core')
+subdir('hcapi/cfa')
diff --git a/drivers/net/bnxt/tf_core/meson.build b/drivers/net/bnxt/tf_core/meson.build
new file mode 100644
index 0000000000..b23e0fbe70
--- /dev/null
+++ b/drivers/net/bnxt/tf_core/meson.build
@@ -0,0 +1,33 @@
+# SPDX-License-Identifier: BSD-3-Clause
+# Copyright(c) 2018 Intel Corporation
+# Copyright(c) 2021 Broadcom
+
+#Include the folder for headers
+includes += include_directories('.')
+
+#Add the source files
+sources += files(
+ 'tf_core.c',
+ 'bitalloc.c',
+ 'tf_msg.c',
+ 'rand.c',
+ 'stack.c',
+ 'tf_em_common.c',
+ 'tf_em_internal.c',
+ 'tf_rm.c',
+ 'tf_tbl.c',
+ 'tfp.c',
+ 'tf_session.c',
+ 'tf_device.c',
+ 'tf_device_p4.c',
+ 'tf_identifier.c',
+ 'tf_shadow_tbl.c',
+ 'tf_shadow_tcam.c',
+ 'tf_tcam.c',
+ 'tf_util.c',
+ 'tf_if_tbl.c',
+ 'll.c',
+ 'tf_global_cfg.c',
+ 'tf_em_host.c',
+ 'tf_shadow_identifier.c',
+ 'tf_hash.c')
diff --git a/drivers/net/bnxt/tf_core/tf_core.h b/drivers/net/bnxt/tf_core/tf_core.h
index a47edff1e3..5e458c58fb 100644
--- a/drivers/net/bnxt/tf_core/tf_core.h
+++ b/drivers/net/bnxt/tf_core/tf_core.h
@@ -10,7 +10,7 @@
#include <stdlib.h>
#include <stdbool.h>
#include <stdio.h>
-#include "hcapi/hcapi_cfa_defs.h"
+#include "hcapi/cfa/hcapi_cfa_defs.h"
#include "tf_project.h"
/**
diff --git a/drivers/net/bnxt/tf_core/tf_em.h b/drivers/net/bnxt/tf_core/tf_em.h
index 23591272bd..b5c3acb09a 100644
--- a/drivers/net/bnxt/tf_core/tf_em.h
+++ b/drivers/net/bnxt/tf_core/tf_em.h
@@ -9,7 +9,7 @@
#include "tf_core.h"
#include "tf_session.h"
-#include "hcapi/hcapi_cfa_defs.h"
+#include "hcapi/cfa/hcapi_cfa_defs.h"
#define TF_EM_MIN_ENTRIES (1 << 15) /* 32K */
#define TF_EM_MAX_ENTRIES (1 << 27) /* 128M */
diff --git a/drivers/net/bnxt/tf_ulp/meson.build b/drivers/net/bnxt/tf_ulp/meson.build
new file mode 100644
index 0000000000..98cbdf3177
--- /dev/null
+++ b/drivers/net/bnxt/tf_ulp/meson.build
@@ -0,0 +1,28 @@
+# SPDX-License-Identifier: BSD-3-Clause
+# Copyright(c) 2018 Intel Corporation
+# Copyright(c) 2021 Broadcom
+
+#Include the folder for headers
+includes += include_directories('.')
+
+#Add the source files
+sources += files(
+ 'bnxt_ulp.c',
+ 'ulp_mark_mgr.c',
+ 'ulp_flow_db.c',
+ 'ulp_template_db_tbl.c',
+ 'ulp_template_db_class.c',
+ 'ulp_template_db_act.c',
+ 'ulp_utils.c',
+ 'ulp_mapper.c',
+ 'ulp_matcher.c',
+ 'ulp_rte_parser.c',
+ 'bnxt_ulp_flow.c',
+ 'ulp_port_db.c',
+ 'ulp_def_rules.c',
+ 'ulp_fc_mgr.c',
+ 'ulp_tun.c',
+ 'ulp_template_db_wh_plus_act.c',
+ 'ulp_template_db_wh_plus_class.c',
+ 'ulp_template_db_stingray_act.c',
+ 'ulp_template_db_stingray_class.c')
--
2.17.1
next prev parent reply other threads:[~2021-05-30 9:00 UTC|newest]
Thread overview: 129+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-05-30 8:58 [dpdk-dev] [PATCH 00/58] enhancements to host based flow table management Venkat Duvvuru
2021-05-30 8:58 ` Venkat Duvvuru [this message]
2021-05-30 8:58 ` [dpdk-dev] [PATCH 02/58] net/bnxt: add base TRUFLOW support for Thor Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 03/58] net/bnxt: add mailbox selection via dev op Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 04/58] net/bnxt: check resource reservation in TRUFLOW Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 05/58] net/bnxt: update TRUFLOW resources Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 06/58] net/bnxt: add support for EM with FKB Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 07/58] net/bnxt: add L2 Context TCAM get support Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 08/58] net/bnxt: add action SRAM Translation Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 09/58] net/bnxt: add Thor WC TCAM support Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 10/58] net/bnxt: add 64B SRAM record management with RM Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 11/58] net/bnxt: add hashing changes for Thor Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 12/58] net/bnxt: modify TRUFLOW HWRM messages Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 13/58] net/bnxt: change RM database type Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 14/58] net/bnxt: add shared session support Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 15/58] net/bnxt: add dpool allocator for EM allocation Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 16/58] net/bnxt: update shared session functionality Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 17/58] net/bnxt: modify resource reservation strategy Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 18/58] net/bnxt: shared TCAM region support Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 19/58] net/bnxt: cleanup session open/close messages Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 20/58] net/bnxt: add WC TCAM hi/lo move support Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 21/58] net/bnxt: add API to get shared table increments Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 22/58] net/bnxt: modify host session failure cleanup Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 23/58] net/bnxt: cleanup of WC TCAM shared unbind Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 24/58] net/bnxt: add support for WC TCAM shared session Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 25/58] net/bnxt: add API to clear hi/lo WC region Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 26/58] net/bnxt: check FW capability to support TRUFLOW Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 27/58] net/bnxt: add support for generic table processing Venkat Duvvuru
2021-05-30 8:58 ` [dpdk-dev] [PATCH 28/58] net/bnxt: add support for mapper flow database opcodes Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 29/58] net/bnxt: add conditional execution and rejection Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 30/58] net/bnxt: modify TCAM opcode processing Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 31/58] net/bnxt: modify VXLAN decap for multichannel mode Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 32/58] net/bnxt: modify table processing Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 33/58] net/bnxt: modify ULP priority opcode processing Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 34/58] net/bnxt: add support for conflict resolution Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 35/58] net/bnxt: add support for conditional goto processing Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 36/58] net/bnxt: set shared handle for generic table Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 37/58] net/bnxt: modify ULP template Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 38/58] net/bnxt: add conditional opcode and L4 port fields Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 39/58] net/bnxt: refactor TF ULP Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 40/58] net/bnxt: add partial header field processing Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 41/58] net/bnxt: add support for wild card pattern match Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 42/58] net/bnxt: add support for GRE flows Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 43/58] net/bnxt: enable extended exact match support Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 44/58] net/bnxt: refactor ULP mapper and parser Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 45/58] net/bnxt: add support for generic hash table Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 46/58] net/bnxt: add support for Thor platform Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 47/58] net/bnxt: refactor flow parser in ULP Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 48/58] net/bnxt: add shared session support to ULP Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 49/58] net/bnxt: add field opcodes in ULP Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 50/58] net/bnxt: add support for application ID in ULP matcher Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 51/58] net/bnxt: process resource lists before session open Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 52/58] net/bnxt: add support for shared sessions in ULP Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 53/58] net/bnxt: add HA support " Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 54/58] net/bnxt: add support for icmp6 ULP parsing Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 55/58] net/bnxt: add support for ULP context list for timers Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 56/58] net/bnxt: cleanup ULP parser and mapper Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 57/58] net/bnxt: reorganize ULP template directory structure Venkat Duvvuru
2021-05-30 8:59 ` [dpdk-dev] [PATCH 58/58] net/bnxt: add Thor template support Venkat Duvvuru
2021-06-13 0:05 ` [dpdk-dev] [PATCH v2 00/58] enhancements to host based flow table management Ajit Khaparde
2021-06-13 0:05 ` [dpdk-dev] [PATCH v2 01/58] net/bnxt: add CFA folder to HCAPI directory Ajit Khaparde
2021-06-13 0:05 ` [dpdk-dev] [PATCH v2 02/58] net/bnxt: add base TRUFLOW support for Thor Ajit Khaparde
2021-06-13 0:05 ` [dpdk-dev] [PATCH v2 03/58] net/bnxt: add mailbox selection via dev op Ajit Khaparde
2021-06-13 0:05 ` [dpdk-dev] [PATCH v2 04/58] net/bnxt: check resource reservation in TRUFLOW Ajit Khaparde
2021-06-13 0:05 ` [dpdk-dev] [PATCH v2 05/58] net/bnxt: update TRUFLOW resources Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 06/58] net/bnxt: add support for EM with FKB Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 07/58] net/bnxt: support L2 Context TCAM ops Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 08/58] net/bnxt: add action SRAM translation Ajit Khaparde
2021-07-05 21:23 ` Thomas Monjalon
2021-07-06 22:37 ` [dpdk-dev] [PATCH v3] " Ajit Khaparde
2021-07-06 22:58 ` [dpdk-dev] [PATCH v2 08/58] " Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 09/58] net/bnxt: add Thor WC TCAM support Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 10/58] net/bnxt: add 64B SRAM record management with RM Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 11/58] net/bnxt: add hashing changes for Thor Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 12/58] net/bnxt: modify TRUFLOW HWRM messages Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 13/58] net/bnxt: change RM database type Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 14/58] net/bnxt: add shared session support Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 15/58] net/bnxt: add dpool allocator for EM allocation Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 16/58] net/bnxt: update shared session functionality Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 17/58] net/bnxt: modify resource reservation strategy Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 18/58] net/bnxt: shared TCAM region support Ajit Khaparde
2021-07-05 21:27 ` Thomas Monjalon
2021-07-06 22:39 ` [dpdk-dev] [PATCH v3] " Ajit Khaparde
2021-07-06 22:57 ` [dpdk-dev] [PATCH v2 18/58] " Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 19/58] net/bnxt: cleanup logs in session handling paths Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 20/58] net/bnxt: add WC TCAM management support Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 21/58] net/bnxt: add API to get shared table increments Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 22/58] net/bnxt: refactor host session failure cleanup Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 23/58] net/bnxt: cleanup WC TCAM shared pool Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 24/58] net/bnxt: add support for WC TCAM shared session Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 25/58] net/bnxt: add API to clear TCAM regions Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 26/58] net/bnxt: check FW capability to support TRUFLOW Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 27/58] net/bnxt: add support for generic table processing Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 28/58] net/bnxt: add support for mapper flow database opcodes Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 29/58] net/bnxt: add conditional processing of templates Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 30/58] net/bnxt: modify TCAM opcode processing Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 31/58] net/bnxt: modify VXLAN decap for multichannel mode Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 32/58] net/bnxt: modify table processing Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 33/58] net/bnxt: add ULP priority opcode processing Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 34/58] net/bnxt: add support to identify duplicate flows Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 35/58] net/bnxt: add conditional goto processing Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 36/58] net/bnxt: set shared handle for generic table Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 37/58] net/bnxt: modify ULP template Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 38/58] net/bnxt: add conditional opcode and L4 port fields Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 39/58] net/bnxt: refactor TRUFLOW processing Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 40/58] net/bnxt: add partial header field processing Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 41/58] net/bnxt: add support for wild card pattern match Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 42/58] net/bnxt: add support for GRE flows Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 43/58] net/bnxt: enable extended exact match support Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 44/58] net/bnxt: refactor ULP mapper Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 45/58] net/bnxt: add support for generic hash table Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 46/58] net/bnxt: add support for Thor platform Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 47/58] net/bnxt: refactor flow parser in ULP Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 48/58] net/bnxt: add shared session support to ULP Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 49/58] net/bnxt: add field opcodes in ULP Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 50/58] net/bnxt: add support for application ID in ULP matcher Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 51/58] net/bnxt: process resource lists before session open Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 52/58] net/bnxt: add templates for shared sessions Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 53/58] net/bnxt: add HA support in ULP Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 54/58] net/bnxt: add ICMPv6 parser to ULP Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 55/58] net/bnxt: add context list for timers Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 56/58] net/bnxt: cleanup ULP parser and mapper Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 57/58] net/bnxt: reorganize ULP template directory structure Ajit Khaparde
2021-06-13 0:06 ` [dpdk-dev] [PATCH v2 58/58] net/bnxt: add Thor template support Ajit Khaparde
2021-06-15 19:33 ` [dpdk-dev] [PATCH v2 00/58] enhancements to host based flow table management Ajit Khaparde
2021-07-07 8:43 ` Thomas Monjalon
2021-07-08 3:57 ` Ajit Khaparde
2021-07-08 12:51 ` Thomas Monjalon
2021-07-08 14:37 ` Ajit Khaparde
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210530085929.29695-2-venkatkumar.duvvuru@broadcom.com \
--to=venkatkumar.duvvuru@broadcom.com \
--cc=dev@dpdk.org \
--cc=jeffrey.huang@broadcom.com \
--cc=stuart.schacher@broadcom.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).