From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124])
by inbox.dpdk.org (Postfix) with ESMTP id D2CABA0C47;
Tue, 15 Jun 2021 13:06:41 +0200 (CEST)
Received: from [217.70.189.124] (localhost [127.0.0.1])
by mails.dpdk.org (Postfix) with ESMTP id 53244411DD;
Tue, 15 Jun 2021 13:04:49 +0200 (CEST)
Received: from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com
[67.231.156.173])
by mails.dpdk.org (Postfix) with ESMTP id 89C53411C2
for <dev@dpdk.org>; Tue, 15 Jun 2021 13:04:46 +0200 (CEST)
Received: from pps.filterd (m0045851.ppops.net [127.0.0.1])
by mx0b-0016f401.pphosted.com (8.16.0.43/8.16.0.43) with SMTP id
15FB04Wg012255 for <dev@dpdk.org>; Tue, 15 Jun 2021 04:04:46 -0700
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;
h=from : to : cc :
subject : date : message-id : in-reply-to : references : mime-version :
content-transfer-encoding : content-type; s=pfpt0220;
bh=d5IL639po5zlCtHGsl253gskjPdIhps6cCLbFmq2NRU=;
b=agiw4BVFJrNyObQXUfaYa05dCPn2wo8+Z2Hyxpqhy2zTDyezcoi8NZgViEzgJb/nH9Fl
e5JpbB4TO6K/2KaoGK9D6wFlVVSdlnxyWrcvEx7U8AxOWmySX47uPhUYGHv7OfKAGNvM
t4s8YZyG5qhc6ZajeZFHdr+CJKo3PMUoePkPLR1F5XYBeKseWabzKNb9DA5aMLCyV+2W
qRmAbLmBBqyNcAufeag64HGGYChSmlQYzObkY3och7YjTDGGtAat0IcpJygy3tq8wbgM
+qmrG9/MUuIXXuX1y0v4X/Pg/naLvURWHA3ZHFhgAwrF+QTIZYLxRj1qqGVEinHfx0rH qA==
Received: from dc5-exch01.marvell.com ([199.233.59.181])
by mx0b-0016f401.pphosted.com with ESMTP id 396tagr53y-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT)
for <dev@dpdk.org>; Tue, 15 Jun 2021 04:04:45 -0700
Received: from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH01.marvell.com
(10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.2;
Tue, 15 Jun 2021 04:04:43 -0700
Received: from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com
(10.69.176.38) with Microsoft SMTP Server id 15.0.1497.2 via Frontend
Transport; Tue, 15 Jun 2021 04:04:43 -0700
Received: from EH-LT0048.marvell.com (unknown [10.193.32.52])
by maili.marvell.com (Postfix) with ESMTP id 1554A3F7094;
Tue, 15 Jun 2021 04:04:42 -0700 (PDT)
From: Tomasz Duszynski <tduszynski@marvell.com>
To: Jakub Palider <jpalider@marvell.com>, Tomasz Duszynski
<tduszynski@marvell.com>
CC: <dev@dpdk.org>
Date: Tue, 15 Jun 2021 13:03:37 +0200
Message-ID: <20210615110345.11057-25-tduszynski@marvell.com>
X-Mailer: git-send-email 2.25.1
In-Reply-To: <20210615110345.11057-1-tduszynski@marvell.com>
References: <20210531214142.30167-1-tduszynski@marvell.com>
<20210615110345.11057-1-tduszynski@marvell.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-Proofpoint-ORIG-GUID: A1e50IdCklVHn7blDYyVtNK6AW2uen78
X-Proofpoint-GUID: A1e50IdCklVHn7blDYyVtNK6AW2uen78
X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.391, 18.0.761
definitions=2021-06-15_04:2021-06-14,
2021-06-15 signatures=0
Subject: [dpdk-dev] [PATCH v2 24/32] raw/cnxk_bphy: support for reading bphy
queue configuration
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>
Add support for reading baseband phy queue configuration.
Signed-off-by: Jakub Palider <jpalider@marvell.com>
Signed-off-by: Tomasz Duszynski <tduszynski@marvell.com>
---
drivers/raw/cnxk_bphy/cnxk_bphy.c | 17 +++++++++++++++++
1 file changed, 17 insertions(+)
diff --git a/drivers/raw/cnxk_bphy/cnxk_bphy.c b/drivers/raw/cnxk_bphy/cnxk_bphy.c
index cd26b9717..00b6c5035 100644
--- a/drivers/raw/cnxk_bphy/cnxk_bphy.c
+++ b/drivers/raw/cnxk_bphy/cnxk_bphy.c
@@ -29,7 +29,24 @@ bphy_rawdev_get_name(char *name, struct rte_pci_device *pci_dev)
pci_dev->addr.function);
}
+static int
+cnxk_bphy_irq_queue_def_conf(struct rte_rawdev *dev, uint16_t queue_id,
+ rte_rawdev_obj_t queue_conf,
+ size_t queue_conf_size)
+{
+ RTE_SET_USED(dev);
+ RTE_SET_USED(queue_id);
+
+ if (queue_conf_size != sizeof(unsigned int))
+ return -EINVAL;
+
+ *(unsigned int *)queue_conf = 1;
+
+ return 0;
+}
+
static const struct rte_rawdev_ops bphy_rawdev_ops = {
+ .queue_def_conf = cnxk_bphy_irq_queue_def_conf,
};
static int
--
2.25.1