From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124])
by inbox.dpdk.org (Postfix) with ESMTP id C8C63A0A0C;
Thu, 1 Jul 2021 15:27:40 +0200 (CEST)
Received: from [217.70.189.124] (localhost [127.0.0.1])
by mails.dpdk.org (Postfix) with ESMTP id 590964130B;
Thu, 1 Jul 2021 15:27:18 +0200 (CEST)
Received: from NAM04-MW2-obe.outbound.protection.outlook.com
(mail-mw2nam08on2060.outbound.protection.outlook.com [40.107.101.60])
by mails.dpdk.org (Postfix) with ESMTP id 15B46412E9
for <dev@dpdk.org>; Thu, 1 Jul 2021 15:27:14 +0200 (CEST)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
b=YuimOEyDCSFX6qk89spvJDnfrqUG0FXLvQ9Xo+A3pkwSF/xU61gEU0kAytIuY+K5CJTs55gUoEJ4hnGUDNa5LAYsUAu+rSApWkOAgOJcTYkl+flz9TsONdb9MCSLr5YC8M1+3aHfCnA0ryTh7amV45b2mhwOXBBS2ksf4+kNl3U91+EvEf+tkzeifyYh7YKssDnAowEjq9l0NE/W5rqSJcg6Kgdrp7/Yx0NlAgdO3qWUrJmj81A5rlGgzgHH3Fshz6BHq7iwwnyPgMGhVTweR4r7OMKH9LO/c2pgoid0WqAK5DRP9eO6fxUHJhpj5gw2bqV6/iv8PgkE+H0UZunVYg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
s=arcselector9901;
h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
bh=/bxEzybKhgl75DMl9q1ZnfNf0STxKODZ6Ym/NRVP+Gc=;
b=lBLbISoChKZjHVZScNBx7X8fs7EWSXDDrJFiKPF1FKMm1b9/3qvAEzLRVyBHadHYnMJShaPm+GlsthcXU8ir5piM2PXc3FxcF7iJgdzl616wc58aIEUwBoOQsfCE8Iw8PwdPFuUp+hPuJg0pssr5wCT1XqUOBHL9RxWmWVldhwlzW0a2QHiFdVh1ABcmaLrA3ZvDmn3d0eY1E5+L2wYr8NtYTL1nwnQlR3P5nOm1IUX8uYX/+/YNWdcKSzgj0+cRRbI8/qyM+R3zuLxU3BLRZPWtuy5kjfIUMBLIrBfcskTox2GX/Q2PjKaWH3Svj1S0CD+tq5zw7sF7W1KsCMyVdQ==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is
216.228.112.34) smtp.rcpttodomain=marvell.com smtp.mailfrom=nvidia.com;
dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com;
dkim=none (message not signed); arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;
s=selector2;
h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
bh=/bxEzybKhgl75DMl9q1ZnfNf0STxKODZ6Ym/NRVP+Gc=;
b=qlPRPVUuEWZLoENhZNwCiC6vE8QGUHdPdPqEpp5ulhgJHEsAyWgv8+OnDeGbSqa00vSAWLMRtU0AIS9B2d7zu+oVAKUVLWm5VWuPGw2C0wPjqlqOEPsmUcmcigSB9y5CvzN5gb+HLdNs8U4MIu+Jp16nlbfUPxhMG+/30hhn0Ag8vyiiT2oRifVY7xf9nuPFS9ePZ0sx3PiMAsB8tYHUDm+xWtepQtyK1U3YsgVMtm8HydL17PfEFzlRF2JaaL1zCtQeyWitS/QHLhmQDqX+ILxGc5t+K78TQd0IKbWoXHIYqRe59DpWgLRHl2pbHAe9QVgeru/R5tRxmXrL3RnHTg==
Received: from BN8PR12CA0002.namprd12.prod.outlook.com (2603:10b6:408:60::15)
by BL0PR12MB2530.namprd12.prod.outlook.com (2603:10b6:207:43::23)
with Microsoft SMTP Server (version=TLS1_2,
cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4287.22; Thu, 1 Jul
2021 13:27:12 +0000
Received: from BN8NAM11FT042.eop-nam11.prod.protection.outlook.com
(2603:10b6:408:60:cafe::5a) by BN8PR12CA0002.outlook.office365.com
(2603:10b6:408:60::15) with Microsoft SMTP Server (version=TLS1_2,
cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4287.22 via Frontend
Transport; Thu, 1 Jul 2021 13:27:12 +0000
X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34)
smtp.mailfrom=nvidia.com; marvell.com; dkim=none (message not signed)
header.d=none;marvell.com; dmarc=pass action=none header.from=nvidia.com;
Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates
216.228.112.34 as permitted sender) receiver=protection.outlook.com;
client-ip=216.228.112.34; helo=mail.nvidia.com;
Received: from mail.nvidia.com (216.228.112.34) by
BN8NAM11FT042.mail.protection.outlook.com (10.13.177.85) with Microsoft SMTP
Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id
15.20.4287.22 via Frontend Transport; Thu, 1 Jul 2021 13:27:12 +0000
Received: from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com
(172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 1 Jul
2021 13:26:59 +0000
From: Shiri Kuzin <shirik@nvidia.com>
To: <dev@dpdk.org>
CC: <matan@nvidia.com>, <gakhil@marvell.com>, <suanmingm@nvidia.com>
Date: Thu, 1 Jul 2021 16:26:00 +0300
Message-ID: <20210701132609.53727-7-shirik@nvidia.com>
X-Mailer: git-send-email 2.27.0
In-Reply-To: <20210701132609.53727-1-shirik@nvidia.com>
References: <20210509160507.224644-1-matan@nvidia.com>
<20210701132609.53727-1-shirik@nvidia.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-Originating-IP: [172.20.187.6]
X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To
HQMAIL107.nvidia.com (172.20.187.13)
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: 87b19061-f7f6-49d8-e49a-08d93c93ef7a
X-MS-TrafficTypeDiagnostic: BL0PR12MB2530:
X-Microsoft-Antispam-PRVS: <BL0PR12MB2530C47956BCD930C1DB732AAA009@BL0PR12MB2530.namprd12.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:1303;
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: 0G3Do8R/lvAP0ZWUKTAM9LWyO2uVs+pO7EtCVCeSJ39w8XzjS+HDoTVZ13C/m1vz3juL+4khHfn5hct3s5OMXQFQhPB7Y+xHBCOVqzNPg1S7/hmkajhpYGhjF/t/lRXzVtHavzmZRfMguZF4wvwgEBte5TkrXoj7p/G0fISktYGZyMJ2wdXH3EVbZ6C0bPhH2jTFZTtDndrVvgyv+EDCz1dEzQ2PqVvnwdjrkYVg3BzwkYBbsGsbXrTnxyG+mgSoB4pTs17xzGnrag0vaOhiD6nXTU1tsPLRUKlrtHEnNt4lW8cWR702V+B0QbJtIxJ60EAyTnphN4jrpyEhd2OZS1LSofOUT+4Y4hQ9u5Dv9z1WVnbfLFUSExDuoxJ17u2NSglM5HlPLcn1Y2yS3LeqntxOcrfdG/UqVBOJ4YyL7ef9eh69WE0ycyU+4pgUZF2EAglOMq371YQt49Kuri+gpGsBEIiXPvWGMoIsyrPvw1T6lqJ/BUZLdnTRl1npdORQggnM17fw7d6rtDpPEqjJBJhad6Th8SmUxhliFqbLAOoBMTBCvQBUvBZW4rVTUSxAwV10pSldvr3FdEol9zEoWfVviHGxE7SCcqxZuFtXfJXm3d+Z0UVAKhG1JRdrkWcFmIjTVJd8s5X4ncXz6uJ/MQTV29NEHdE8gW2KGduhRiiZdahZ4Uz5N3Op618drU+7LE92VIO4QWSd0p7SfxtjOw==
X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:;
IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;
SFS:(4636009)(39860400002)(136003)(376002)(396003)(346002)(46966006)(36840700001)(82740400003)(2906002)(4326008)(316002)(356005)(107886003)(7696005)(36906005)(70206006)(336012)(426003)(8936002)(6286002)(70586007)(36756003)(8676002)(47076005)(83380400001)(7636003)(55016002)(26005)(82310400003)(5660300002)(186003)(6916009)(16526019)(478600001)(6666004)(1076003)(54906003)(2616005)(36860700001)(86362001);
DIR:OUT; SFP:1101;
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Jul 2021 13:27:12.2644 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 87b19061-f7f6-49d8-e49a-08d93c93ef7a
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];
Helo=[mail.nvidia.com]
X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT042.eop-nam11.prod.protection.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL0PR12MB2530
Subject: [dpdk-dev] [PATCH v5 06/15] crypto/mlx5: add dev stop and start
operations
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>
Add the dev_start function that is used to start a configured device.
Add the dev_stop function that is used to stop a configured device.
Both functions set the dev parameter as used and return 0.
Signed-off-by: Shiri Kuzin <shirik@nvidia.com>
Acked-by: Matan Azrad <matan@nvidia.com>
---
drivers/crypto/mlx5/mlx5_crypto.c | 17 +++++++++++++++--
1 file changed, 15 insertions(+), 2 deletions(-)
diff --git a/drivers/crypto/mlx5/mlx5_crypto.c b/drivers/crypto/mlx5/mlx5_crypto.c
index f1d690c750..1e24cf8c25 100644
--- a/drivers/crypto/mlx5/mlx5_crypto.c
+++ b/drivers/crypto/mlx5/mlx5_crypto.c
@@ -131,6 +131,19 @@ mlx5_crypto_dev_configure(struct rte_cryptodev *dev,
return 0;
}
+static void
+mlx5_crypto_dev_stop(struct rte_cryptodev *dev)
+{
+ RTE_SET_USED(dev);
+}
+
+static int
+mlx5_crypto_dev_start(struct rte_cryptodev *dev)
+{
+ RTE_SET_USED(dev);
+ return 0;
+}
+
static int
mlx5_crypto_dev_close(struct rte_cryptodev *dev)
{
@@ -360,8 +373,8 @@ mlx5_crypto_queue_pair_setup(struct rte_cryptodev *dev, uint16_t qp_id,
static struct rte_cryptodev_ops mlx5_crypto_ops = {
.dev_configure = mlx5_crypto_dev_configure,
- .dev_start = NULL,
- .dev_stop = NULL,
+ .dev_start = mlx5_crypto_dev_start,
+ .dev_stop = mlx5_crypto_dev_stop,
.dev_close = mlx5_crypto_dev_close,
.dev_infos_get = mlx5_crypto_dev_infos_get,
.stats_get = NULL,
--
2.27.0