From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 5A1EEA0C4B; Mon, 12 Jul 2021 03:50:18 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 03F0941208; Mon, 12 Jul 2021 03:48:17 +0200 (CEST) Received: from NAM11-DM6-obe.outbound.protection.outlook.com (mail-dm6nam11on2053.outbound.protection.outlook.com [40.107.223.53]) by mails.dpdk.org (Postfix) with ESMTP id A7FA0411E1 for ; Mon, 12 Jul 2021 03:48:10 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=PsjYsrPgEWqVXKCspj0tCpcv2QhhNkHWzNcveR29ATt5+gv1aqptf8QzXM2xa3SOVjWnzMeY8WqB7xw+lv+3ZPrixjexEbt2FVYzmfgpoxvwn6xm8rvB84MEzY/DLlmpqVkuiB9AsPZAvKVxQaVI1CswS9fx44PPIxcO1J3jKmzg6XwXj2NUkv4ebfmWXJDKS0IIBhNJPhPq8b35sK6J9GQFwI0W/E8OgEUckiLlQNovQWXwgO4ylZKyF+WGJzAUEHX4DBEpnyfG1w/KF0g5ZNPVzHgVUpMVV+gTfMAC7TlATzHWdgyqEarTpu474tVY143BgNwiVtUud4p04ROWuA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=mNPU9rXuPiaQWNw1h5pgUtQknEFYoPsmbOo1ArJ2VjA=; b=Ocft4EJCYGRcQ0JA+GyfBsViT0N7dvMGK4VQmImhEbA9S43coQtNOHpgP6ohn4vFztEfh7hAf+oInk0Xiy0xHLxLx0Z3hQEJ3TDuz5Fd8OrjRrLolebX0++TihBQLLTr6FKRklZlaKs9piMX+6i8nwSFhTNEoUpucuKUdUBKKr/dxXY2FClhqz3soTE/v4Xo2Q/g64czSUNdw+S5QSlkHKD0Eavu3Q7OGBdn47zWqTozW44EgveKCQF8HoVAmzKKI0gSU1gcbPY/p1LaYXrc8VTEo6CGxfk7o5diA3znhK3wzS7/6ErfFYXgFXJNdKnY6b27ddddjgf7moQCbeH1zQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=mNPU9rXuPiaQWNw1h5pgUtQknEFYoPsmbOo1ArJ2VjA=; b=TCCGoSPUcGUyVL7AA1oKxu+gbynNIeD3B+lHuSeULLQIIqTIT5rwWj3CyIAeqr8IxTkvdCVIG6MGp6MMfHUvADQkQDPTBCDzyeVhVc3mIBiSn4Q+UxzCPG6Uq1zsxS0H1y7T1zciVHtjG3KoBfKkrcXORqsgiBXtMMaEosZOt2Px9iKhTYdWS6gStFMlPeGUnN+RkXi4WlTBkYQzSH35QHnSx2utnY1FKVWAwFIYXG8v/2MiX+u0t9vo60cXfbFy50H+syKsHIs23Z33LUZlmI3C8Q46hTM9dZv8eyXWVXMvmW3SG7GQr2tppv7PdlSX723gN/flWMSrB9KjwW5fpA== Received: from BN8PR04CA0055.namprd04.prod.outlook.com (2603:10b6:408:d4::29) by MN2PR12MB3680.namprd12.prod.outlook.com (2603:10b6:208:169::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4308.19; Mon, 12 Jul 2021 01:48:08 +0000 Received: from BN8NAM11FT024.eop-nam11.prod.protection.outlook.com (2603:10b6:408:d4:cafe::7c) by BN8PR04CA0055.outlook.office365.com (2603:10b6:408:d4::29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4308.20 via Frontend Transport; Mon, 12 Jul 2021 01:48:08 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by BN8NAM11FT024.mail.protection.outlook.com (10.13.177.38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4308.20 via Frontend Transport; Mon, 12 Jul 2021 01:48:08 +0000 Received: from nvidia.com (172.20.187.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 12 Jul 2021 01:47:50 +0000 From: Suanming Mou To: , CC: , , Date: Mon, 12 Jul 2021 04:46:51 +0300 Message-ID: <20210712014654.32428-24-suanmingm@nvidia.com> X-Mailer: git-send-email 2.18.1 In-Reply-To: <20210712014654.32428-1-suanmingm@nvidia.com> References: <20210527093403.1153127-1-suanmingm@nvidia.com> <20210712014654.32428-1-suanmingm@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [172.20.187.5] X-ClientProxiedBy: HQMAIL101.nvidia.com (172.20.187.10) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: e8105b2f-ef63-4ccb-df30-08d944d7198c X-MS-TrafficTypeDiagnostic: MN2PR12MB3680: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:6; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: vL+vGKGjGA4M+SZkdxcAxa6zEgNHz1bAIdy0i3qVWtF+plLMD7hrWZK3Sr5dm53xbhMfIDRCeRlvNARqgPNVC39aBWiOFSYmU83adYNQtp8vjhSfVkYeeNwaqwiSO7Gg2oMc3iYMoy4oPc+cMkc8w4fw4j10eDCkxoWChgivpTqGtwo9LSU2AWCMMcBVQkkDqQM7n2bqbMxks0oboBwNmZy2gMUHvexyibAq9pzU9yRC0BZ/9uSHAGjqKuJKAG2v6VuIOdEye4rG4LXZwMXin1otwA4B9fQKWq9PmPh/ebkLrMvNTxO9zBgct3LoWhRuMA+kQv6GZ6kVoJANrJHMx1LBvJl6vTQ578W41QNobG/xGCFtZW96EUNrtm+ZrIRbcOaJI8Udo0azQJP0cE3CpKZ6vFqjwCKM3Pwo7x2nogC8EsOc+qq+gx6np3UyvJX1sMHkiFC+facutDqogqdYOdqNWL80WOphU9v4KOqd0CXctRvodtvDtL+wmWGH7qYI5i6/wA6edGnQKPW85GBSpB8bnCyj6SoFlEX5Lc1xS2CQjA523LYbFkdqa6fiV2gaKyj0EZLmdkK+awXJA1Ohaqz8A39MdgFxgKs9GnDKSb52H9crV6fc+xV3wQxQcFSgurvndMC5u35GER+RVfg8xqgno1rcMOR8STudZiq7S8qwc0k7s3pz7RqCPrFWe+/xeQDlaTf9seqdRPAcvooZN3Dz1QS+CtO3N5icbTwjVb8= X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(136003)(376002)(396003)(346002)(39860400002)(46966006)(36840700001)(2906002)(426003)(36906005)(478600001)(36756003)(5660300002)(70586007)(47076005)(70206006)(55016002)(2616005)(336012)(6636002)(8936002)(36860700001)(4326008)(6286002)(34020700004)(186003)(82310400003)(1076003)(8676002)(7636003)(356005)(82740400003)(316002)(86362001)(16526019)(54906003)(7696005)(110136005)(83380400001)(26005); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Jul 2021 01:48:08.4617 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: e8105b2f-ef63-4ccb-df30-08d944d7198c X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT024.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB3680 Subject: [dpdk-dev] [PATCH v5 23/26] net/mlx5: optimize hash list table allocate on demand X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Currently, all the hash list tables are allocated during start up. Since different applications may only use dedicated limited actions, optimized the hash list table allocate on demand will save initial memory. This commit optimizes hash list table allocate on demand. Signed-off-by: Suanming Mou Acked-by: Matan Azrad --- drivers/net/mlx5/linux/mlx5_os.c | 44 +---------------- drivers/net/mlx5/mlx5_defs.h | 6 +++ drivers/net/mlx5/mlx5_flow_dv.c | 79 ++++++++++++++++++++++++++++-- drivers/net/mlx5/windows/mlx5_os.c | 2 - 4 files changed, 82 insertions(+), 49 deletions(-) diff --git a/drivers/net/mlx5/linux/mlx5_os.c b/drivers/net/mlx5/linux/mlx5_os.c index 969d265350..ec2f8a4aed 100644 --- a/drivers/net/mlx5/linux/mlx5_os.c +++ b/drivers/net/mlx5/linux/mlx5_os.c @@ -50,8 +50,6 @@ #include "mlx5_nl.h" #include "mlx5_devx.h" -#define MLX5_TAGS_HLIST_ARRAY_SIZE (1 << 15) - #ifndef HAVE_IBV_MLX5_MOD_MPW #define MLX5DV_CONTEXT_FLAGS_MPW_ALLOWED (1 << 2) #define MLX5DV_CONTEXT_FLAGS_ENHANCED_MPW (1 << 3) @@ -312,46 +310,6 @@ mlx5_alloc_shared_dr(struct mlx5_priv *priv) flow_dv_dest_array_clone_free_cb); if (!sh->dest_array_list) goto error; - /* Create tags hash list table. */ - snprintf(s, sizeof(s), "%s_tags", sh->ibdev_name); - sh->tag_table = mlx5_hlist_create(s, MLX5_TAGS_HLIST_ARRAY_SIZE, false, - false, sh, flow_dv_tag_create_cb, - flow_dv_tag_match_cb, - flow_dv_tag_remove_cb, - flow_dv_tag_clone_cb, - flow_dv_tag_clone_free_cb); - if (!sh->tag_table) { - DRV_LOG(ERR, "tags with hash creation failed."); - err = ENOMEM; - goto error; - } - snprintf(s, sizeof(s), "%s_hdr_modify", sh->ibdev_name); - sh->modify_cmds = mlx5_hlist_create(s, MLX5_FLOW_HDR_MODIFY_HTABLE_SZ, - true, false, sh, - flow_dv_modify_create_cb, - flow_dv_modify_match_cb, - flow_dv_modify_remove_cb, - flow_dv_modify_clone_cb, - flow_dv_modify_clone_free_cb); - if (!sh->modify_cmds) { - DRV_LOG(ERR, "hdr modify hash creation failed"); - err = ENOMEM; - goto error; - } - snprintf(s, sizeof(s), "%s_encaps_decaps", sh->ibdev_name); - sh->encaps_decaps = mlx5_hlist_create(s, - MLX5_FLOW_ENCAP_DECAP_HTABLE_SZ, - true, true, sh, - flow_dv_encap_decap_create_cb, - flow_dv_encap_decap_match_cb, - flow_dv_encap_decap_remove_cb, - flow_dv_encap_decap_clone_cb, - flow_dv_encap_decap_clone_free_cb); - if (!sh->encaps_decaps) { - DRV_LOG(ERR, "encap decap hash creation failed"); - err = ENOMEM; - goto error; - } #endif #ifdef HAVE_MLX5DV_DR void *domain; @@ -396,7 +354,7 @@ mlx5_alloc_shared_dr(struct mlx5_priv *priv) goto error; } #endif - if (!sh->tunnel_hub) + if (!sh->tunnel_hub && priv->config.dv_miss_info) err = mlx5_alloc_tunnel_hub(sh); if (err) { DRV_LOG(ERR, "mlx5_alloc_tunnel_hub failed err=%d", err); diff --git a/drivers/net/mlx5/mlx5_defs.h b/drivers/net/mlx5/mlx5_defs.h index ca67ce8213..fe86bb40d3 100644 --- a/drivers/net/mlx5/mlx5_defs.h +++ b/drivers/net/mlx5/mlx5_defs.h @@ -188,6 +188,12 @@ /* Size of the simple hash table for encap decap table. */ #define MLX5_FLOW_ENCAP_DECAP_HTABLE_SZ (1 << 12) +/* Size of the hash table for tag table. */ +#define MLX5_TAGS_HLIST_ARRAY_SIZE (1 << 15) + +/* Size fo the hash table for SFT table. */ +#define MLX5_FLOW_SFT_HLIST_ARRAY_SIZE 4096 + /* Hairpin TX/RX queue configuration parameters. */ #define MLX5_HAIRPIN_QUEUE_STRIDE 6 #define MLX5_HAIRPIN_JUMBO_LOG_SIZE (14 + 2) diff --git a/drivers/net/mlx5/mlx5_flow_dv.c b/drivers/net/mlx5/mlx5_flow_dv.c index 739c387c0a..5b8eb096ee 100644 --- a/drivers/net/mlx5/mlx5_flow_dv.c +++ b/drivers/net/mlx5/mlx5_flow_dv.c @@ -311,6 +311,41 @@ mlx5_flow_tunnel_ip_check(const struct rte_flow_item *item __rte_unused, } } +static inline struct mlx5_hlist * +flow_dv_hlist_prepare(struct mlx5_dev_ctx_shared *sh, struct mlx5_hlist **phl, + const char *name, uint32_t size, bool direct_key, + bool lcores_share, void *ctx, + mlx5_list_create_cb cb_create, + mlx5_list_match_cb cb_match, + mlx5_list_remove_cb cb_remove, + mlx5_list_clone_cb cb_clone, + mlx5_list_clone_free_cb cb_clone_free) +{ + struct mlx5_hlist *hl; + struct mlx5_hlist *expected = NULL; + char s[MLX5_NAME_SIZE]; + + hl = __atomic_load_n(phl, __ATOMIC_SEQ_CST); + if (likely(hl)) + return hl; + snprintf(s, sizeof(s), "%s_%s", sh->ibdev_name, name); + hl = mlx5_hlist_create(s, size, direct_key, lcores_share, + ctx, cb_create, cb_match, cb_remove, cb_clone, + cb_clone_free); + if (!hl) { + DRV_LOG(ERR, "%s hash creation failed", name); + rte_errno = ENOMEM; + return NULL; + } + if (!__atomic_compare_exchange_n(phl, &expected, hl, false, + __ATOMIC_SEQ_CST, + __ATOMIC_SEQ_CST)) { + mlx5_hlist_destroy(hl); + hl = __atomic_load_n(phl, __ATOMIC_SEQ_CST); + } + return hl; +} + /* Update VLAN's VID/PCP based on input rte_flow_action. * * @param[in] action @@ -3730,8 +3765,20 @@ flow_dv_encap_decap_resource_register .error = error, .data = resource, }; + struct mlx5_hlist *encaps_decaps; uint64_t key64; + encaps_decaps = flow_dv_hlist_prepare(sh, &sh->encaps_decaps, + "encaps_decaps", + MLX5_FLOW_ENCAP_DECAP_HTABLE_SZ, + true, true, sh, + flow_dv_encap_decap_create_cb, + flow_dv_encap_decap_match_cb, + flow_dv_encap_decap_remove_cb, + flow_dv_encap_decap_clone_cb, + flow_dv_encap_decap_clone_free_cb); + if (unlikely(!encaps_decaps)) + return -rte_errno; resource->flags = dev_flow->dv.group ? 0 : 1; key64 = __rte_raw_cksum(&encap_decap_key.v32, sizeof(encap_decap_key.v32), 0); @@ -3739,7 +3786,7 @@ flow_dv_encap_decap_resource_register MLX5DV_FLOW_ACTION_PACKET_REFORMAT_TYPE_L2_TUNNEL_TO_L2 && resource->size) key64 = __rte_raw_cksum(resource->buf, resource->size, key64); - entry = mlx5_hlist_register(sh->encaps_decaps, key64, &ctx); + entry = mlx5_hlist_register(encaps_decaps, key64, &ctx); if (!entry) return -rte_errno; resource = container_of(entry, typeof(*resource), entry); @@ -5745,8 +5792,20 @@ flow_dv_modify_hdr_resource_register .error = error, .data = resource, }; + struct mlx5_hlist *modify_cmds; uint64_t key64; + modify_cmds = flow_dv_hlist_prepare(sh, &sh->modify_cmds, + "hdr_modify", + MLX5_FLOW_HDR_MODIFY_HTABLE_SZ, + true, false, sh, + flow_dv_modify_create_cb, + flow_dv_modify_match_cb, + flow_dv_modify_remove_cb, + flow_dv_modify_clone_cb, + flow_dv_modify_clone_free_cb); + if (unlikely(!modify_cmds)) + return -rte_errno; resource->root = !dev_flow->dv.group; if (resource->actions_num > flow_dv_modify_hdr_action_max(dev, resource->root)) @@ -5754,7 +5813,7 @@ flow_dv_modify_hdr_resource_register RTE_FLOW_ERROR_TYPE_ACTION, NULL, "too many modify header items"); key64 = __rte_raw_cksum(&resource->ft_type, key_len, 0); - entry = mlx5_hlist_register(sh->modify_cmds, key64, &ctx); + entry = mlx5_hlist_register(modify_cmds, key64, &ctx); if (!entry) return -rte_errno; resource = container_of(entry, typeof(*resource), entry); @@ -10537,8 +10596,20 @@ flow_dv_tag_resource_register .error = error, .data = &tag_be24, }; - - entry = mlx5_hlist_register(priv->sh->tag_table, tag_be24, &ctx); + struct mlx5_hlist *tag_table; + + tag_table = flow_dv_hlist_prepare(priv->sh, &priv->sh->tag_table, + "tags", + MLX5_TAGS_HLIST_ARRAY_SIZE, + false, false, priv->sh, + flow_dv_tag_create_cb, + flow_dv_tag_match_cb, + flow_dv_tag_remove_cb, + flow_dv_tag_clone_cb, + flow_dv_tag_clone_free_cb); + if (unlikely(!tag_table)) + return -rte_errno; + entry = mlx5_hlist_register(tag_table, tag_be24, &ctx); if (entry) { resource = container_of(entry, struct mlx5_flow_dv_tag_resource, entry); diff --git a/drivers/net/mlx5/windows/mlx5_os.c b/drivers/net/mlx5/windows/mlx5_os.c index a04f93e1d4..5da362a9d5 100644 --- a/drivers/net/mlx5/windows/mlx5_os.c +++ b/drivers/net/mlx5/windows/mlx5_os.c @@ -30,8 +30,6 @@ #include "mlx5_flow.h" #include "mlx5_devx.h" -#define MLX5_TAGS_HLIST_ARRAY_SIZE 8192 - static const char *MZ_MLX5_PMD_SHARED_DATA = "mlx5_pmd_shared_data"; /* Spinlock for mlx5_shared_data allocation. */ -- 2.25.1